1	HAVING BIOMATERIAL COMPONENT OR	30	Liquid crystal component
1	INTEGRATED WITH LIVING	31	Optical waveguide structure
	ORGANISM	32	Optical grating structure
2	HAVING SUPERCONDUCTIVE COMPONENT	33	.Substrate dicing
3	HAVING MAGNETIC OR FERROELECTRIC	34	.Making emissive array
	COMPONENT	35	Multiple wavelength emissive
4	REPAIR OR RESTORATION	36	.Ordered or disordered
5	INCLUDING CONTROL RESPONSIVE TO	37	.Graded composition
	SENSED CONDITION	38	.Passivating of surface
6	.Interconnecting plural devices	39	.Mesa formation
	on semiconductor substrate	40	Tapered etching
7	.Optical characteristic sensed	41	With epitaxial deposition of
8	Chemical etching		semiconductor adjacent mesa
9	Plasma etching	42	.Groove formation
10	.Electrical characteristic sensed	43	Tapered etching
11	Utilizing integral test element	44	With epitaxial deposition of
12	And removal of defect		semiconductor in groove
13	Altering electrical property by	45	.Dopant introduction into
	material removal		semiconductor region
14	WITH MEASURING OR TESTING	46	.Compound semiconductor
15	.Packaging (e.g., with mounting,	47	Heterojunction
	encapsulating, etc.) or	48	MAKING DEVICE OR CIRCUIT
	treatment of packaged		RESPONSIVE TO NONELECTRICAL
	semiconductor		SIGNAL
16	.Optical characteristic sensed	49	.Chemically responsive
17	.Electrical characteristic sensed	50	.Physical stress responsive
18	Utilizing integral test element	51	Packaging (e.g., with mounting,
19	HAVING INTEGRAL POWER SOURCE		encapsulating, etc.) or
	(E.G., BATTERY, ETC.)		treatment of packaged
20	ELECTRON EMITTER MANUFACTURE	F.0	semiconductor
21	MANUFACTURE OF ELECTRICAL DEVICE	52	Having cantilever element
	CONTROLLED PRINTHEAD	53	Having diaphragm element
22	MAKING DEVICE OR CIRCUIT EMISSIVE	54	.Thermally responsive
	OF NONELECTRICAL SIGNAL	55	Packaging (e.g., with mounting,
23	.Having diverse electrical device		encapsulating, etc.) or treatment of packaged
24	Including device responsive to		semiconductor
	nonelectrical signal	56	Responsive to corpuscular
25	Packaging (e.g., with	30	radiation (e.g., nuclear
	mounting, encapsulating, etc.)		particle detector, etc.)
	or treatment of packaged semiconductor	57	Responsive to electromagnetic
26		3 /	radiation
20	<pre>.Packaging (e.g., with mounting, encapsulating, etc.) or</pre>	58	Gettering of substrate
	treatment of packaged	59	Having diverse electrical
	semiconductor		device
27	Having additional optical	60	Charge transfer device (e.g.,
2,	element (e.g., optical fiber,		CCD, etc.)
	etc.)	61	Continuous processing
28	Plural emissive devices	62	Using running length substrate
29	.Including integrally formed	63	Particulate semiconductor
-	optical element (e.g.,		component
	reflective layer, luminescent		
	material, contoured surface,		
	etc.)		

64	Packaging (e.g., with mounting,	88	Direct application of electric
	encapsulating, etc.) or		current
	treatment of packaged semiconductor	89	Fusion or solidification of semiconductor region
65	Having additional optical element (e.g., optical fiber,	90	Including storage of electrical charge in substrate
	etc.)	91	Avalanche diode
66	Plural responsive devices	92	Schottky barrier junction
	(e.g., array, etc.)	93	Compound semiconductor
67	Assembly of plural	94	Heterojunction
	semiconductor substrates	95	Chalcogen (i.e., oxygen (0),
68	Substrate dicing	23	sulfur (S), selenium (Se),
69	Including integrally formed		tellurium (Te)) containing
	optical element (e.g.,	96	Amorphous semiconductor
	reflective layer, luminescent	97	Polycrystalline semiconductor
	layer, etc.)	98	Contact formation (i.e.,
70	Color filter	70	metallization)
71	Specific surface topography	99	HAVING ORGANIC SEMICONDUCTIVE
	(e.g., textured surface, etc.)		COMPONENT
72	Having reflective or	100	MAKING POINT CONTACT DEVICE
	antireflective component	101	.Direct application of electrical
73	Making electromagnetic	101	current
	responsive array	102	HAVING SELENIUM OR TELLURIUM
74	Vertically arranged (e.g.,	102	ELEMENTAL SEMICONDUCTOR
	tandem, stacked, etc.)		COMPONENT
75	Charge transfer device (e.g.,	103	.Direct application of electrical
	CCD, etc.)	103	current
76	Majority signal carrier	104	HAVING METAL OXIDE OR COPPER
76	<pre>Majority signal carrier (e.g., buried or bulk channel, peristaltic, etc.)</pre>	104	
77	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductor</pre>	104	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR
	<pre>(e.g., buried or bulk channel, peristaltic, etc.)</pre>		HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT
77	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure</pre>		HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR
77 78	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)</pre>	105	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT
77	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression</pre>	105	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING,
77 78	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming</pre>	105 106	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR
77 78 79	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)</pre>	105	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural
77 78 79	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected array</pre>	105 106	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR
77 78 79	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction</pre>	105 106 107	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical device
77 78 79	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved</pre>	105 106 107	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assembly
77 78 79 80 81	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)</pre>	105 106 107	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical device
77 78 79	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor</pre>	105 106 107 108 109	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.)
77 78 79 80 81	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor component</pre>	105 106 107 108 109 110	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) .Making plural separate devices
77 78 79 80 81 82 83	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contact</pre>	105 106 107 108 109 110 111	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.)
77 78 79 80 81	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium</pre>	105 106 107 108 109 110 111 112	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) .Making plural separate devicesUsing strip lead frameAnd encapsulating
77 78 79 80 81 82 83	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor</pre>	105 106 107 108 109 110 111	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) .Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicing
77 78 79 80 81 82 83 84	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor component</pre>	105 106 107 108 109 110 111 112	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) .Making plural separate devicesUsing strip lead frameAnd encapsulating
77 78 79 80 81 82 83	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor componentHaving metal oxide or copper</pre>	105 106 107 108 109 110 111 112 113 114	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) .Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicing
77 78 79 80 81 82 83 84	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor componentHaving metal oxide or copper sulfide compound</pre>	105 106 107 108 109 110 111 112 113	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) .Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicingUtilizing a coating to perfect
77 78 79 80 81 82 83 84	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor componentHaving metal oxide or copper sulfide compound semiconductive component</pre>	105 106 107 108 109 110 111 112 113 114 115	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) .Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicingUtilizing a coating to perfect the dicing
77 78 79 80 81 82 83 84	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor componentHaving metal oxide or copper sulfide compound semiconductive componentAnd cadmium sulfide compound</pre>	105 106 107 108 109 110 111 112 113 114 115 116	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicingUtilizing a coating to perfect the dicing .Including contaminant removal or
77 78 79 80 81 82 83 84 85	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor componentHaving metal oxide or copper sulfide compound semiconductive componentAnd cadmium sulfide compound semiconductive component</pre>	105 106 107 108 109 110 111 112 113 114 115	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) .Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicingUtilizing a coating to perfect the dicing .Including contaminant removal or mitigation .Having light transmissive window .Incorporating resilient
77 78 79 80 81 82 83 84	<pre>(e.g., buried or bulk channel, peristaltic, etc.)Compound semiconductorHaving structure to improve output signal (e.g., exposure control structure, etc.)Having blooming suppression structure (e.g., antiblooming drain, etc.)Lateral series connected arraySpecified shape junction barrier (e.g., V-grooved junction, etc.)Having organic semiconductor componentForming point contactHaving selenium or tellurium elemental semiconductor componentHaving metal oxide or copper sulfide compound semiconductive componentAnd cadmium sulfide compound</pre>	105 106 107 108 109 110 111 112 113 114 115 116	HAVING METAL OXIDE OR COPPER SULFIDE COMPOUND SEMICONDUCTOR COMPONENT HAVING DIAMOND SEMICONDUCTOR COMPONENT PACKAGING (E.G., WITH MOUNTING, ENCAPSULATING, ETC.) OR TREATMENT OF PACKAGED SEMICONDUCTOR .Assembly of plural semiconductive substrates each possessing electrical deviceFlip-chip-type assemblyStacked array (e.g., rectifier, etc.) .Making plural separate devicesUsing strip lead frameAnd encapsulatingSubstrate dicingUtilizing a coating to perfect the dicing .Including contaminant removal or mitigation .Having light transmissive window

119	Electrically conductive	146	Majority signal carrier (e.g.,
100	adhesive		buried or bulk channel,
120	.With vibration step		peristaltic, etc.)
121	.Metallic housing or support	147	Changing width or direction of
122	Possessing thermal dissipation		channel (e.g., meandering
	structure (i.e., heat sink)		channel, etc.)
123	Lead frame	148	Substantially incomplete signal
124	And encapsulating		charge transfer (e.g., bucket
125	.Insulative housing or support		brigade, etc.)
126	And encapsulating	149	.On insulating substrate or layer
127	.Encapsulating		(e.g., TFT, etc.)
128	MAKING DEVICE ARRAY AND	150	Specified crystallographic
120	SELECTIVELY INTERCONNECTING		orientation
129	.With electrical circuit layout	151	Having insulated gate
	<u>-</u>	152	Combined with electrical
130	.Rendering selected devices	132	device not on insulating
101	operable or inoperable		substrate or layer
131	.Using structure alterable to	153	Complementary field effect
	conductive state (i.e.,	133	transistors
	antifuse)	154	
132	.Using structure alterable to	134	Complementary field effect transistors
	nonconductive state (i.e.,	155	
	fuse)	155	And additional electrical
133	MAKING REGENERATIVE-TYPE		device on insulating substrate
	SWITCHING DEVICE (E.G., SCR,	156	or layer
	IGBT, THYRISTOR, ETC.)	156	Vertical channel
134	.Bidirectional rectifier with	157	Plural gate electrodes (e.g.,
	<pre>control electrode (e.g.,</pre>		dual gate, etc.)
	triac, diac, etc.)	158	Inverted transistor structure
135	.Having field effect structure	159	Source-to-gate or drain-to-
136	Junction gate		gate overlap
137	Vertical channel	160	Utilizing backside
138	Vertical channel		irradiation
139	.Altering electrical	161	Including source or drain
	characteristic		electrode formation prior to
140	.Having structure increasing		semiconductor layer formation
	breakdown voltage (e.g., guard		(i.e., staggered electrodes)
	ring, field plate, etc.)	162	Introduction of nondopant into
141	MAKING CONDUCTIVITY MODULATION		semiconductor layer
	DEVICE (E.G., UNIJUNCTION	163	Adjusting channel dimension
	TRANSISTOR, DOUBLE BASE DIODE,		(e.g., providing lightly doped
	CONDUCTIVITY-MODULATED		source or drain region, etc.)
	TRANSISTOR, ETC.)	164	Semiconductor islands formed
142	MAKING FIELD EFFECT DEVICE HAVING		upon insulating substrate or
172	PAIR OF ACTIVE REGIONS		layer (e.g., mesa formation,
	SEPARATED BY GATE STRUCTURE BY		etc.)
	FORMATION OR ALTERATION OF	165	Including differential
	SEMICONDUCTIVE ACTIVE REGIONS	100	oxidation
1/12		166	Including recrystallization
143	.Gettering of semiconductor substrate	100	step
1 // /		167	.Having Schottky gate (e.g.,
144	.Charge transfer device (e.g.,	ΤΟ /	
1 4 -	CCD, etc.)	160	MESFET, HEMT, etc.)
145	Having additional electrical	168	Specified crystallographic
	device	1.00	orientation
		169	Complementary Schottky gate
			field effect transistors

170	And bipolar device	201	Including insulated gate
171	And passive electrical device		field effect transistor having
	(e.g., resistor, capacitor,		gate surrounded by dielectric
	etc.)		(i.e., floating gate)
172	Having heterojunction (e.g.,	202	Including bipolar transistor
	HEMT, MODFET, etc.)		(i.e., BiCMOS)
173	Vertical channel	203	Complementary bipolar
174	Doping of semiconductive		transistors
_ _ / _	channel region beneath gate	204	Lateral bipolar transistor
	(e.g., threshold voltage	205	Plural bipolar transistors
	adjustment, etc.)	205	of differing electrical
175	Buried channel		characteristics
176		206	Vertical channel insulated
1/0	Plural gate electrodes (e.g.,	200	
100	dual gate, etc.)	0.017	gate field effect transistor
177	Closed or loop gate	207	Including isolation
178	Elemental semiconductor		structure
179	Asymmetric	208	Isolation by PN junction
180	Self-aligned		only
181	Doping of semiconductive	209	Including additional vertical
	region		channel insulated gate field
182	T-gate		effect transistor
183	Dummy gate	210	Including passive device
184	Utilizing gate sidewall		(e.g., resistor, capacitor,
	structure		etc.)
185	Multiple doping steps	211	Having gate surrounded by
186	.Having junction gate (e.g.,		dielectric (i.e., floating
100	JFET, SIT, etc.)		gate)
187	Specified crystallographic	212	Vertical channel
107	orientation	213	Common active region
100		214	Having underpass or crossunder
188	Complementary junction gate	215	Having fuse or integral short
100	field effect transistors	216	Gate insulator structure
189	And bipolar transistor	210	constructed of diverse
190	And passive device (e.g.,		dielectrics (e.g., MNOS, etc.)
	resistor, capacitor, etc.)		or of nonsilicon compound
191	Having heterojunction	217	Doping of semiconductor
192	Vertical channel	217	
193	Multiple parallel current		channel region beneath gate
	<pre>paths (e.g., grid gate, etc.)</pre>		insulator (e.g., threshold
194	Doping of semiconductive	010	voltage adjustment, etc.)
	channel region beneath gate	218	Including isolation structure
	(e.g., threshold voltage	219	Total dielectric isolation
	adjustment, etc.)	220	Isolation by PN junction only
195	Plural gate electrodes	221	Dielectric isolation formed
196	Including isolation structure		by grooving and refilling with
197	.Having insulated gate (e.g.,		dielectric material
	IGFET, MISFET, MOSFET, etc.)	222	With epitaxial semiconductor
198	Specified crystallographic		layer formation
170	orientation	223	Having well structure of
199	Complementary insulated gate		opposite conductivity type
エノジ	field effect transistors	224	Plural wells
	(i.e., CMOS)	225	Recessed oxide formed by
200			localized oxidation (i.e.,
∠∪∪	And additional electrical		LOCOS)
	device	226	With epitaxial semiconductor
		•	layer formation

227 228	Having well structure of opposite conductivity typePlural wells	257	<pre>Having additional gate electrode surrounded by dielectric (i.e., floating</pre>
229	Self-aligned		gate)
230	_	258	Including additional field
	Utilizing gate sidewall structure	230	effect transistor (e.g., sense or access transistor, etc.)
231	Plural doping steps	259	Including forming gate
232	Plural doping steps	239	electrode in trench or recess
233	And contact formation		in substrate
234	<pre>Including bipolar transistor (i.e., BiMOS)</pre>	260	Textured surface of gate
235	Heterojunction bipolar transistor	261	<pre>insulator or gate electrodeMultiple interelectrode</pre>
236	Lateral bipolar transistor		dielectrics or nonsilicon
237	Including diode		compound gate insulator
238	Including passive device (e.g.,	262	Including elongated source or
230			drain region disposed under
220	resistor, capacitor, etc.)		thick oxide regions (e.g.,
239	Capacitor		buried or diffused bitline,
240	Having high dielectric		etc.)
	constant insulator (e.g.,	263	Tunneling insulator
	Ta205, etc.)	264	Tunneling insulator
241	And additional field effect	265	Oxidizing sidewall of gate
	transistor (e.g., sense or	205	electrode
	access transistor, etc.)	266	
242	Including transistor formed	200	Having additional, nonmemory
	on trench sidewalls		control electrode or channel
243	Trench capacitor		<pre>portion (e.g., for accessing field effect transistor</pre>
244	Utilizing stacked capacitor		
	structure (e.g., stacked	065	structure, etc.)
	trench, buried stacked	267	Including forming gate
	capacitor, etc.)		electrode as conductive
245	With epitaxial layer formed		sidewall spacer to another
	over the trench	0.50	electrode
246	Including doping of trench	268	Vertical channel
	surfaces	269	Utilizing epitaxial
247	Multiple doping steps		semiconductor layer grown
248	Including isolation means		through an opening in an
	formed in trench		insulating layer
249	Doping by outdiffusion from	270	Gate electrode in trench or
217	a dopant source layer (e.g.,		recess in semiconductor
	doped oxide, etc.)		substrate
250	Planar capacitor	271	V-gate
251		272	Totally embedded in
251	Including doping of		semiconductive layers
0.5.0	semiconductive region	273	Having integral short of
252	Multiple doping steps		source and base regions
253	Stacked capacitor	274	Short formed in recess in
254	Including selectively		substrate
	removing material to undercut	275	Making plural insulated gate
0 = -	and expose storage node layer		field effect transistors of
255	Including texturizing		differing electrical
	storage node layer		characteristics
256	Contacts formed by selective	276	Introducing a dopant into the
	growth or deposition		channel region of selected
			transistors

277	Including forming overlapping	302	Oblique implantation
	gate electrodes	303	Utilizing gate sidewall
278	After formation of source or		structure
	drain regions and gate	304	Conductive sidewall
	electrode (e.g., late		component
	<pre>programming, encoding, etc.)</pre>	305	Plural doping steps
279	Making plural insulated gate	306	Plural doping steps
	field effect transistors	307	Using same conductivity-type
	having common active region		dopant
280	Having underpass or crossunder	308	Radiation or energy treatment
281	Having fuse or integral short		modifying properties of
282	Buried channel		semiconductor regions of
283	Plural gate electrodes (e.g.,		substrate (e.g., thermal,
	dual gate, etc.)		corpuscular, electromagnetic,
284	Closed or loop gate		etc.)
285	Utilizing compound	309	FORMING BIPOLAR TRANSISTOR BY
	semiconductor		FORMATION OR ALTERATION OF
286	Asymmetric		SEMICONDUCTIVE ACTIVE REGIONS
287	Gate insulator structure	310	.Gettering of semiconductor
	constructed of diverse		substrate
	dielectrics (e.g., MNOS, etc.)	311	.On insulating substrate or layer
	or of nonsilicon compound		(i.e., SOI type)
288	Having step of storing	312	.Having heterojunction
	electrical charge in gate	313	Complementary bipolar
	dielectric		transistors
289	Doping of semiconductive	314	And additional electrical
	channel region beneath gate		device
	insulator (e.g., adjusting	315	Forming inverted transistor
	threshold voltage, etc.)		structure
290	After formation of source or	316	Forming lateral transistor
	drain regions and gate		structure
	electrode	317	Wide bandgap emitter
291	Using channel conductivity	318	Including isolation structure
	dopant of opposite type as	319	Air isolation (e.g., mesa,
202	that of source and drain		etc.)
292	Direct application of	320	Self-aligned
000	electrical current	321	Utilizing dummy emitter
293	Fusion or solidification of	322	.Complementary bipolar
204	semiconductor region		transistors
294	Including isolation structure	323	Having common active region
295	Total dielectric isolation		(i.e., integrated injection
296	Dielectric isolation formed by		logic (I2L), etc.)
	grooving and refilling with	324	Including additional
207	dielectric material		electrical device
297	Recessed oxide formed by	325	Having lateral bipolar
	localized oxidation (i.e.,		transistor
200	LOCOS)	326	Including additional electrical
298	Doping region beneath		device
	recessed oxide (e.g., to form	327	Having lateral bipolar
200	chanstop, etc.)		transistor
299	Self-aligned	328	.Including diode
300	Having elevated source or	329	.Including passive device (e.g.,
	drain (e.g., epitaxially		resistor, capacitor, etc.)
201	formed source or drain, etc.)	330	Resistor
301	Source or drain doping		

isolated resistor isolated resistor isolated resistor 334				
isolated resistor 333	331		361	Including deposition of polysilicon or noninsulative
334 .Forming inverted transistor structure 335 .Forming lateral transistor at transistor 336 .Combined with vertical bipolar transistor 337 .Active region formed along groove or exposed edge in semiconductor semi	332		260	
334 Forming inverted transistor structure 335 Forming lateral transistor structure 336 Self-aligned 337 Active region formed along groove or exposed edge in semiconductor 338 Having multiple emitter or collector structure 339 Self-aligned 340 Making plural bipolar transistor of differing electrical characteristics 341 Using epitaxial lateral overgrowth overgrowth 342 Having multiple emitter or collector structure 343 Mesa or stacked emitter 344 Mashed emitter 345 Malled emitter 346 Emitter dip prevention or utilization or heavily doped than active base region, etc.) 351 Direct application of electrical current 352 Fusion or solidification of semiconductor layer formation 358 Millediectrical isolation substrate into epitaxial latery substrate into epitaxial latery or place that into epitaxial semiconductor 360 Self-aligned 361 Self-aligned 362 Self-aligned 363 Forming active region from adjacent doped polycrystallition or amorphous semiconductor 364 Simultaneously outdiffusing plural dopants from polysilicon or amorphous semiconductor 369 Dispat implantation or diffusion 370 Dispat implantation or diffusion 371 Simultaneously outdiffusing plural dopants from polysilicon or amorphous semiconductor 372 Dispat implantation or diffusion 373 Simultaneously outdiffusing or amorphous semiconductor 374 Dispat dipontation or diffusion 375 Simultaneously outdiffusing or amorphous semiconductor 376 Simultaneously outdiffusing plural dopants from polysilicon or amorphous semiconductor 379 Dispat dipontation or diffusion 370 Dispat implantation or diffusion 371 Simultaneously outdiffusing plural dopants from polysilicon or amorphous semiconductor 370 Dispat implantation or diffusion 371 Dispat diponts from polysilicon or amorphous semiconductor 372 Dispat diponts from polysilicon or amorphous semiconductor 373 Dispat diponts from polysilicon or amorphous semiconductor 374 Dispat diponts from polysilicon or amorphous semiconductor 375 Dispat diponts from polysilicon or amorphous semiconduc	222		362	
Struture Struture Septending Setruture Septending Setruture Septending Setruture Septending Setruture Septending Setruture Septending		_	262	
structure 336 .Combined with vertical bipolar transistor 337 .Active region formed along groove or exposed edge in groove or exposed edge in groove or exposed edge in collector structure 338 .Having multiple emitter or collector structure 340 .Making plural bipolar transistors of differing electrical characteristics 341 .Using epitaxial lateral overgrowth 342 .Having multiple emitter or collector structure 343 .Mesa or stacked emitter 344 .Washed emitter 345 .Walled emitter 346 .Emitter dip prevention or utilization 347 .Permeable or metal base 348 .Sidewall base contact 349 .Pedestal base 348 .Sidewall base region of specified dopant concentration profile (e.g., inactive base region more heavily doped than active base region, etc.) 351 .Including isolation structure 352 .Fusion or solidification of semiconductor regions 353 .Including epitaxial semiconductor layer formation 354 .Isolation by PN junction only substrate (e.g., inactive base region substrate into epitaxial layer substrate into epitaxial semiconductor layer formation substrate into epitaxial belectrical material 355 .Total dielectrical isolation substrate into epitaxial layer substrate into epitaxial layer substrate into epitaxial dielectrical material 356 .Forming active region adjacent doped polocyystallic or amorphous semiconductor component 366 .Having semiconductor 368 .Having semiconductor 369 .Lightle dopant semiconductor region substrate (e.g., inerime polysilicon or amorphous semiconductor regions of different polysilicon or amorphous semiconductor 369 .Forming bariation or diffusion or steps implantation or diffusion or steps implantation or steps	334	5	363	_
336Combined with vertical bipolar transistor 337Active region formed along groove or exposed edge in semiconductor 338Having multiple emitter or collector structure 339Self-aligned 340 .Making plural bipolar transistors of differing electrical characteristics 341 .Using epitaxial lateral overgrowth 342Having multiple emitter or collector structure 343 .Mesa or stacked emitter 344 .Washed emitter 345 .Walled emitter 346 .Emitter dip prevention or utilization 347 .Permeable or metal base 350 .Forming base region of specified dopant concentration profile (e.g., inactive base region more heavily doped than active base region. Total dielectrical isolation substrate layer formation 358Including epitaxial concentration profile concentration of emergy treatment modifying properties of semiconductor layer formation 359Including epitaxial semiconductor 360Forming baried dopant forming regions of different depth concentrations of substrate (e.g., thermal, corpuscular, electromagnetic etc.) 379Including epitaxial semiconductor 380Having multiple emitter or oliffusion of dopant forming regions of diffusion of second concentration profile (e.g., inactive base region more heavily doped than active pass region of semiconductor regions of different depth concentrations 370Forming baried region indepth of concentrations 371Forming partially overlapping regions of different depth of concentrations 370Through same mask opening regions of different depth of concentrations 371Through same mask opening regions of different depth of concentrations 370Through same mask opening regions of different depth of concentrations 371Through same mask opening regions of different depth of concentrations 372Through same mask opening regions of different depth of concentrations 373Through same mask opening regions of different depth of concentrations 374Through same mask opening regions of different depth of substrate (e.g., vharactore, etc.)	335	.Forming lateral transistor	364	_
transistor 337 .Active region formed along groove or exposed edge in semiconductor semiconductor 338Having multiple emitter or collector structure component 339Self-aligned 340 .Making plural bipolar transistors of differing electrical characteristics 341Using epitaxial lateral overgrowth 342Having multiple emitter or collector structure 343Mesa or stacked emitter 344Washed emitter 345Walled emitter 346Emitter dip prevention or utilization 347Permeable or metal base 348Simultaneously outdiffusing plural dopants from polysilicon or amorphous semiconductor or diffusion 349Depant implantation or diffusion 340Simultaneously outdiffusing plural dopants from polysilicon or amorphous semiconductor or diffusion 341Simultaneously outdiffusing plural dopants from glural dopants or milipanting through insulating layer etc.) 342Having multiple emitter or collector structure 343Mesa or stacked emitter 344Washed emitter 345Walled emitter 376Simultaneously outdiffusing plural dopants from glural dopants or amorphous semiconduction or plural dopants or milipantation or steps 350Toming buried region (e.g. implanting through insulation or steps 351Multiple on implantation or steps 352Forming base region of specified dopant concentration profile (e.g., inactive base region 353Including isolation structure 354Forming partially 355Single dopant forming regions of different depth or concentrations 356Single dopant forming regions of substrate (e.g., thermal, corpuscular, electromagnetic etc.) 357Including epitaxial semiconductor layer formation 358Including epitaxial semiconductor layer formation 359Including epitaxial semiconductor layer formation 350Including epitaxial semiconductor layer formation 351Including epitaxial semiconductor layer formation 352Including epitaxial semiconductor layer formation 353Including epitaxial layer 354Including epitaxial se		structure	365	
groove or exposed edge in semiconductor 388Having multiple emitter or collector structure 399Self-aligned 300Making plural bipolar transistors of differing electrical characteristics 301Using epitaxial lateral covergrowth 302Having multiple emitter or collector structure 303Self-aligned 304Making plural bipolar semiconductor 305Dopant implantation or diffusion 306Dopant implantation or diffusion 307Forming buried region (e.g. implanting through insulating through insulati	336	_		adjacent doped polycrystalline or amorphous semiconductor
semiconductor 338	337	Active region formed along	366	Having sidewall
Semiconductor Ochlector structure 339		groove or exposed edge in	367	Including conductive
collector structure 339Self-aligned 340 .Making plural bipolar				
collector structure 339Self-aligned 340 .Making plural bipolar	338	Having multiple emitter or	368	Simultaneously outdiffusing
339Self-aligned 340 .Making plural bipolar		2 -		
340 Making plural bipolar transistors of differing electrical characteristics 341 Using epitaxial lateral overgrowth 342 Having multiple emitter or collector structure and implanting through insulating implanting through insulating the implanting through insulating through implanting through insulating through implanting through insulating and implanting through implanting through insulating and implanting through implanting through implanting through implanting through insulating and implanting through insulating and implanting through implanting through insulating and implanting through insulating and implanting through insulating and implanting through implanting through insulating and implanting through insulating and implanting through insulating and implanting through insulating and implantation of semistrency. Using markets and implantation of semistrency and implantation of semi	339			
transistors of differing electrical characteristics diffusion 341 Using epitaxial lateral overgrowth implanting through insulating overgrowth ocolector structure and implanting through insulating layer, etc.) 342 Having multiple emitter or collector structure and implanting through insulating layer, etc.) 343 Mesa or stacked emitter and insulating steps and implantation or plural dopants and implantation or plural dopants and implantation or plural dopants and implantation at steps and implanting through insulating and implanting through insulating implanting through insulating and implantation or plural dopants and implantation or plural dopants and implantation or plural dopants are steps and implantation at steps and implantation or plural dopants and implantation or steps and implanting through insulating implantation or plural dopants and implantation or steps and implanting through insulating implanting through insulating implanting through insulating implanting through insulating and implantation or plural dopants and implantation or steps and implanting through insulating and implanting through insulating implantation or plural dopants and implantation or steps and implanting through insulating implantation or simplanting through insulating implantation or steps and implantation or steps and implantation or steps and implantation or steps and implantation or plural dopants and implantation or steps and implantation or steps and implantation or steps and implantation or plural dopants and implantation or steps and implantation or steps and implantation or plural dopants and implantation or steps and implantation or steps and implantation or plural dopant or plural dopant or plural dopa		_		semiconductor
electrical characteristics 341	3 1 0		369	Dopant implantation or
overgrowth 342		3		
overgrowth 342 .Having multiple emitter or collector structure 343 .Mesa or stacked emitter 344 .Washed emitter 345 .Walled emitter 346 .Emitter dip prevention or utilization 347 .Permeable or metal base 348 .Sidewall base contact 349 .Pedestal base 350 .Forming base region of specified (e.g., inactive base region more heavily doped than active pase region, etc.) 351 .Direct application of electrical current 352 .Fusion or solidification of semiconductor region 353 .Including isolation structure 354 .Having semi-insulative region 355 .Total dielectrical isolation 356 .Isolation by PN junction only 357Including epitaxial semiconductor layer formation 358Dp diffusion of dopant from substrate into epitaxial layer 359 .Dielectric isolation formed by grooving and refilling with dielectrical material 360 .Having semi-insulative region 361Dp diffusion of dopant from substrate into epitaxial layer 363Dr diffusion formed by grooving and refilling with dielectrical material 364Mustiple ion implantation steps 375Multiple ion implantation steps 376Multiple ion implantation steps 377Multiple ion implantation steps 378Multiple ion implantation steps 379Simultaneous introduction or plural dopants 370Multiple ion implantation steps 371Multiple ion implantation steps 372Multiple ion implantation steps 373Multiple ion implantation steps 374Using same conductivity-type dopant 375Simultaneous introduction or plural dopaints 376Multiple ion implantation steps 377Simultaneous introduction or plural dopaints 378Multiple ion implantation steps 379Simultaneous introduction of steps 370Multiple ion implantation steps 371Multiple ion implantation of steps 370Simultaneous introduction steps 371Multiple ion implanting implanting steps 373Torunditiple ion implantation occursed. 375Simultaneous introduction steps 378Simultaneous introduction steps 37	341	.Using epitaxial lateral	370	Forming buried region (e.g.,
342Having multiple emitter or collector structure 371Simultaneous introduction or plural dopants 343Simultaneous introduction or plural dopants 372Plural doping steps 373Plural doping steps 373Multiple ion implantation steps 373Multiple ion implantation steps 374Using same conductivity-type dopant 375Forming base contact 375Forming partially overlapping regions 376Single dopant forming adopant concentration profile (e.g., inactive base region more heavily doped than active base region, etc.) 378Through same mask opening regions of different depth of concentrations 378Through same mask opening and semiconductor region 379Through same mask opening regions of substrate (e.g., thermal, corpuscular, electromagnetic etc.) 379Through same mask opening 379Through same mask opening 379 semiconductor region of substrate (e.g., thermal, corpuscular, electromagnetic etc.) 379Through same mask opening 379Through same mask opening 379 substrate (e.g., thermal, corpuscular, electromagnetic etc.) 379Through same mask opening 379Through same mask opening 379 substrate (e.g., thermal, corpuscular, electromagnetic etc.) 379Through same mask opening 379Through same 370Through same 370				
collector structure 343	342	3		
343 .Mesa or stacked emitter 344 .Washed emitter 345 .Walled emitter 346 .Emitter dip prevention or utilization 347 .Permeable or metal base 348 .Sidewall base contact 349 .Pedestal base 350 .Forming base region of specified dopant concentration profile (e.g., inactive base region more heavily doped than active base region, etc.) 351 .Direct application of electrical current 352 .Fusion or solidification of semiconductor region 353 .Including isolation structure 354 .Having semi-insulative region 355Total dielectrical isolation 356Isolation by PN junction only 357Including epitaxial semiconductor layer formation 358Up diffusion of dopant from substrate into epitaxial layer 359 .Dielectric isolation formed by grooving and refilling with dielectrical material 370Plural doping steps 371Pulural doping steps 372Multiple ion implantation steps 373Multiple ion implantation steps 374Using same conductivity- type dopant 375Single dopant forming regions of different depth of concentrations 376Single dopant forming regions of different depth of concentrations 378Single dopant forming regions of different depth of concentrations 379Through same mask opening aregions of different depth of concentrations 370Through same mask opening regions of different depth of concentrations 371Through same mask opening aregions of different depth of concentrations 372Through same conductivity- type dopant 373Furming partially overlapping regions 376Single dopant forming regions of different depth of concentrations 377Through same mask opening aregions of different depth of concentrations 378Through same conductoring 379Single dopant forming aregions of different depth of concentrations 379Through same conductoring 370Single dopant forming 370Single dopant forming 371Through same mask opening 372Through same mask opening 373Through same mask opening 374Through same mask opening 375Through same mask	312		371	Simultaneous introduction of
344 .Washed emitter 373Plural doping steps 345 .Walled emitter 373Multiple ion implantation steps 346 .Emitter dip prevention or utilization 374Using same conductivity- 347 .Permeable or metal base 514Forming base region of specified dopant concentration profile (e.g., inactive base region more heavily doped than active base region, etc.) 378Through same mask opening base region, etc.) 378Through same mask opening base region, etc.) 378Through same mask opening base region, etc.) 379Through same mask opening semiconductor region acurrent 551	343			plural dopants
345 .Walled emitter 373Multiple ion implantation 346 .Emitter dip prevention or			372	
346				
utilization 374Using same conductivity- type dopant 348 .Sidewall base contact 375Forming partially 349 .Pedestal base 376Single dopant forming dopant concentration profile (e.g., inactive base region more heavily doped than active base region, etc.) 378 .Radiation or energy treatment 351 .Direct application of electrical current 378 .Fusion or solidification of semiconductor region 379Through same mask opening 350 .Total dielectrical isolation structure 351 .Having semi-insulative region 379Through same mask opening 350 .Total dielectrical isolation 378Through same mask opening 379Through same mask opening 379Through same mask opening 379 semiconductor regions of 379 substrate (e.g., thermal, corpuscular, electromagnetic 379Through same mask opening 379Through same mask opening 379 semiconductor region 379 semiconductor region 379 voltage variable (e.g., thermal, 379Through same mask opening 379 semiconductor region 379 semiconductor region 379 semiconductor region 379 voltage variable Capacitance 379 voltage variable Capacitance 379 variable Capacitance 380 avalanche Diode Manufacture (e.g., variable Capacitance 381 avalanche Diode Manufacture (e.g., making passive Device (e.g., 381 avalanche Diode Manufacture (e.g., 381 avalanche Diode Manufacture (e.g., 382 avalanche Diode Manufacture (e.g., 382 avalanche Diode Manufacture (e.g., 383 avalanche Diode Manufacture (e.g., 384 avalanche Diode Manufacture (e.g., 383 avalanche Diode Manufacture (e.g., 383 avalanche Diode Manufacture (e.g., 384 avalanche Diode Manufacture) 384 avalanche Diode Manufacture (e.g., 384 avalanche Diode Manufacture) 384 avalanche Diode Manufacture (e.g., 384 avalanche Diode Manufacture) 384 avalanche Diode				
347 .Permeable or metal base 348 .Sidewall base contact 349 .Pedestal base 350 .Forming base region of specified dopant concentration profile (e.g., inactive base region more heavily doped than active base region, etc.) 351 .Direct application of electrical current 352 .Fusion or solidification of semiconductor region 353 .Including isolation structure 354Having semi-insulative region 355Total dielectrical isolation 356Isolation by PN junction only 357Including epitaxial semiconductor layer formation 358Up diffusion of dopant from substrate into epitaxial layer 359 .Dielectric isolation formed by grooving and refilling with dielectrical material 350 .Single dopant from tonSingle dopant forming regions of different depth of concentrations 378Single dopant forming regions of different depth of concentrations 379Through same mask opening modifying properties of semiconductor regions of substrate (e.g., thermal, corpuscular, electromagnetic etc.) 379 VOLTAGE VARIABLE CAPACITANCE DEVICE MANUFACTURE (E.G., VARACTOR, ETC.) 380 AVALANCHE DIODE MANUFACTURE (E.G., RESISTOR, CAPACITOR, ETC.) 381 MAKING PASSIVE DEVICE (E.G., RESISTOR, CAPACITOR, ETC.) 382Single dopant forming regions of different depth of concentrations 378Through same mask opening modifying properties of semiconductor regions of substrate (e.g., thermal, corpuscular, electromagnetic etc.) 379 VOLTAGE VARIABLE CAPACITANCE 380 DEVICE MANUFACTURE (E.G., RESISTOR, CAPACITOR, ETC.) 381 MAKING PASSIVE DEVICE (E.G., RESISTOR, CAPACITOR, ETC.) 382Eightly doped junction isolat resistor	340		374	-
348	347			
349 .Pedestal base overlapping regions 350 .Forming base region of specified dopant concentration profile (e.g., inactive base region more heavily doped than active base region, etc.) 351 .Direct application of electrical current 352 .Fusion or solidification of semiconductor region semiconductor regions of substrate (e.g., thermal, corpuscular, electromagnetic etc.) 353 .Including isolation structure setc.) 354Having semi-insulative region 379Including epitaxial semiconductor layer formation 380 avalanche Diode Manufacture (E.G., IMPATT, TRAPPAT, ETC. MAKING PASSIVE DEVICE (E.G., RESISTOR, CAPACITOR, ETC.) 359Dielectric isolation formed by grooving and refilling with dielectrical material 382Lightly doped junction isolat resistor			375	
350 .Forming base region of specified dopant concentration profile (e.g., inactive base region more heavily doped than active base region, etc.) 351 .Direct application of electrical current 352 .Fusion or solidification of semiconductor region 353 .Including isolation structure 354Having semi-insulative region 355Total dielectrical isolation 356Isolation by PN junction only 357Including epitaxial semiconductor layer formation 358Up diffusion of dopant from substrate into epitaxial layer 359Dielectric isolation formed by grooving and refilling with dielectrical material 376Single dopant forming regions of different depth of concentrations 377Through same mask opening semiconductor region of semiconductor regions of semiconductor regions of substrate (e.g., thermal, corpuscular, electromagnetic etc.) 379 VOLTAGE VARIABLE CAPACITANCE 379 VOLTAGE VARIABLE CAPACITANCE 380 AVALANCHE DIODE MANUFACTURE (E.G., MAKING PASSIVE DEVICE (E.G., RESISTOR, CAPACITOR, ETC.) 381 MAKING PASSIVE DEVICE (E.G., RESISTOR, CAPACITOR, ETC.) 382esistor 383Tightly doped junction isolat resistor 384Single dopant forming regions of different depth of concentrations 377Through same mask opening semiconductor region of semiconductor regions of semiconductor regions of substrate (e.g., thermal, corpuscular, electromagnetic etc.) 379 VOLTAGE VARIABLE CAPACITANCE 380 AVALANCHE DIODE MANUFACTURE (E.G., IMPATT, TRAPPAT, ETC.) 381 ARACITOR, ETC.) 382Egistor 383Egistor 384Egistor 385Eightly doped junction isolat resistor				
dopant concentration profile (e.g., inactive base region more heavily doped than active base region, etc.) 378 378 378 378 378 378 378 37			376	
more heavily doped than active base region, etc.) 378	330	dopant concentration profile		regions of different depth or
base region, etc.) 378 .Radiation or energy treatment modifying properties of semiconductor regions of substrate (e.g., thermal, corpuscular, electromagnetic etc.) 352 .Fusion or solidification of semiconductor region 353 .Including isolation structure 354 Having semi-insulative region 355 Total dielectrical isolation 356 Isolation by PN junction only 357 Including epitaxial semiconductor layer formation 358 Up diffusion of dopant from substrate into epitaxial layer 359 Dielectric isolation formed by grooving and refilling with dielectrical material 378 .Radiation or energy treatment modifying properties of semiconductor regions of substrate into epiectrical material 379 379 379 379 379 379 379 37			377	
351 .Direct application of electrical current 352 .Fusion or solidification of semiconductor region of semiconductor region 353 .Including isolation structure 354Having semi-insulative region 355Total dielectrical isolation 356Isolation by PN junction only 357Including epitaxial semiconductor layer formation 358Up diffusion of dopant from substrate into epitaxial layer 359Dielectric isolation formed by grooving and refilling with dielectrical material 350Lightly doped junction isolat resistor				
current 352	351		3,3	
352 .Fusion or solidification of semiconductor region 353 .Including isolation structure 354Having semi-insulative region 355Total dielectrical isolation 356Isolation by PN junction only 357Including epitaxial semiconductor layer formation 358Up diffusion of dopant from substrate into epitaxial layer 359Dielectric isolation formed by grooving and refilling with dielectrical material 350 substrate (e.g., thermal, corpuscular, electromagnetic etc.) 379 VOLTAGE VARIABLE CAPACITANCE DEVICE (E.G., VARACTOR, ETC.) 380 AVALANCHE DIODE MANUFACTURE (E.G., IMPATT, TRAPPAT, ETC.) 381 MAKING PASSIVE DEVICE (E.G., RESISTOR, CAPACITOR, ETC.) 382Lightly doped junction isolat resistor	331			
semiconductor region 353	352			
354Having semi-insulative region 355Total dielectrical isolation 356Isolation by PN junction only 357Including epitaxial		semiconductor region		corpuscular, electromagnetic,
355Total dielectrical isolation 356Isolation by PN junction only 357Including epitaxial			270	
VARACTOR, ETC.) 356 Isolation by PN junction only 357 Including epitaxial semiconductor layer formation 358 Up diffusion of dopant from substrate into epitaxial layer 359 Dielectric isolation formed by grooving and refilling with dielectrical material VARACTOR, ETC.) AVALANCHE DIODE MANUFACTURE (E.G., IMPATT, TRAPPAT, ETC.) RESISTOR, CAPACITOR, ETC.) Resistor Lightly doped junction isolat resistor			319	
356 357 358 358 359 360 370 380 380 380 380 381 380 381 381 381 381 381 381 381 382 382 383 383 382 383 383 384 385 385 386 387 388 388 388 388 388 388 388 388 388		Total dielectrical isolation		
semiconductor layer formation 358Up diffusion of dopant from substrate into epitaxial layer 359Dielectric isolation formed by grooving and refilling with dielectrical material (E.G., IMPATT, TRAPPAT, ETC. MAKING PASSIVE DEVICE (E.G., RESISTOR, CAPACITOR, ETC.) Resistor Lightly doped junction isolat resistor	356		200	
358Up diffusion of dopant from substrate into epitaxial layer 359Dielectric isolation formed by grooving and refilling with dielectrical material 381 MAKING PASSIVE DEVICE (E.G., RESISTOR, CAPACITOR, ETC.) Resistor Lightly doped junction isolat resistor	357	Including epitaxial	360	
substrate into epitaxial layer 359Dielectric isolation formed by grooving and refilling with dielectrical material RESISTOR, CAPACITOR, ETC.) Resistor Lightly doped junction isolat resistor		semiconductor layer formation	201	
359Dielectric isolation formed by grooving and refilling with dielectrical material 382 .ResistorLightly doped junction isolat resistor	358			• •
grooving and refilling with dielectrical material 383Lightly doped junction isolat resistor	359			
dielectrical material		grooving and refilling with	383	Lightly doped junction isolated resistor
JOUWILL EDILAXIAI SEMICOMQUELOI	360		384	
formation in groove 385Altering resistivity of conductor	300			Altering resistivity of

386	Trongh gangaitor	415	Thermoniqueties
	.Trench capacitor		Thermomigration
387	Having stacked capacitor	416	With epitaxial semiconductor
	structure (e.g., stacked	410	formation
	trench, buried stacked	417	And simultaneous
200	capacitor, etc.)	410	polycrystalline growth
388	With epitaxial layer formed	418	Dopant addition
200	over the trench	419	Plural doping steps
389	Including doping of trench	420	Plural doping steps
200	surfaces	421	.Having air-gap dielectric (e.g.,
390	Multiple doping steps		groove, etc.)
391	Including isolation means	422	Enclosed cavity
	formed in trench	423	.Implanting to form insulator
392	Doping by outdiffusion from a	424	.Grooved and refilled with
	dopant source layer (e.g.,		deposited dielectric material
	doped oxide)	425	Combined with formation of
393	.Planar capacitor		recessed oxide by localized
394	Including doping of		oxidation
	semiconductive region	426	Recessed oxide laterally
395	Multiple doping steps		extending from groove
396	.Stacked capacitor	427	Refilling multiple grooves of
397	Including selectively removing		different widths or depths
	material to undercut and	428	Reflow of insulator
	expose storage node layer	429	And epitaxial semiconductor
398	Including texturizing storage		formation in groove
	node layer	430	And deposition of polysilicon
399	Having contacts formed by		or noninsulative material into
	selective growth or deposition		groove
400	FORMATION OF ELECTRICALLY	431	Oxidation of deposited
	ISOLATED LATERAL		material
401	SEMICONDUCTIVE STRUCTURE	432	Nonoxidized portions
401	.Having substrate registration		remaining in groove after
400	feature (e.g., alignment mark)		oxidation
402	.And gettering of substrate	433	Dopant addition
403	.Having semi-insulating component	434	From doped insulator in groove
404	.Total dielectric isolation	435	Multiple insulative layers in
405	And separate partially isolated		groove
	semiconductor regions	436	Reflow of insulator
406	Bonding of plural	437	Conformal insulator formation
	semiconductive substrates	438	Reflow of insulator
407	Nondopant implantation	439	.Recessed oxide by localized
408	With electrolytic treatment		oxidation (i.e., LOCOS)
400	step	440	Including nondopant
409	Porous semiconductor formation		implantation
410	Encroachment of separate locally oxidized regions	441	With electrolytic treatment step
411	Air isolation (e.g., beam lead	442	With epitaxial semiconductor
	supported semiconductor	112	layer formation
	islands, etc.)	443	Etchback of recessed oxide
412	Semiconductor islands formed	444	Preliminary etching of groove
-	upon insulating substrate or	445	Masking of groove sidewall
	layer (e.g., mesa isolation,	446	Polysilicon containing
	etc.)	110	sidewall
413	With epitaxial semiconductor	447	Dopant addition
	formation	448	bopant additionUtilizing oxidation mask having
414	.Isolation by PN junction only	110	polysilicon component

449	Dopant addition	480	Including implantation of ion
450	Implanting through recessed		which reacts with
	oxide		semiconductor substrate to
451	Plural doping steps		form insulating layer
452	Plural oxidation steps to form	481	Utilizing epitaxial lateral
	recessed oxide		overgrowth
453	And electrical conductor	482	.Amorphous semiconductor
	formation (i.e.,	483	Compound semiconductor
	metallization)	484	Running length (e.g., sheet,
454	.Field plate electrode		strip, etc.)
455	BONDING OF PLURAL SEMICONDUCTOR	485	Deposition utilizing plasma
	SUBSTRATES		<pre>(e.g., glow discharge, etc.)</pre>
456	.Having enclosed cavity	486	And subsequent crystallization
457	.Warping of semiconductor	487	Utilizing wave energy (e.g.,
	substrate		<pre>laser, electron beam, etc.)</pre>
458	.Subsequent separation into	488	.Polycrystalline semiconductor
	plural bodies (e.g.,	489	Simultaneous single crystal
	delaminating, dicing, etc.)		formation
459	.Thinning of semiconductor	490	Running length (e.g., sheet,
	substrate		strip, etc.)
460	SEMICONDUCTOR SUBSTRATE DICING	491	And subsequent doping of
461	.Beam lead formation		polycrystalline semiconductor
462	.Having specified scribe region	492	.Fluid growth step with preceding
	structure (e.g., alignment		and subsequent diverse
	mark, plural grooves, etc.)		operation
463	.By electromagnetic irradiation	493	.Plural fluid growth steps with
	(e.g., electron, laser, etc.)		intervening diverse operation
464	.With attachment to temporary	494	Differential etching
	support or carrier	495	Doping of semiconductor
465	.Having a perfecting coating	496	Coating of semiconductive
466	DIRECT APPLICATION OF ELECTRICAL		substrate with
	CURRENT		nonsemiconductive material
467	.To alter conductivity of fuse or	497	.Fluid growth from liquid
	antifuse element		combined with preceding
468	.Electromigration		diverse operation
469	.Utilizing pulsed current	498	Differential etching
470	.Fusion of semiconductor region	499	Doping of semiconductor
471	GETTERING OF SUBSTRATE	500	.Fluid growth from liquid
472	.By vibrating or impacting		combined with subsequent
473	.By implanting or irradiating		diverse operation
474	Ionized radiation (e.g.,	501	Doping of semiconductor
	corpuscular or plasma	502	Heat treatment
	treatment, etc.)	503	.Fluid growth from gaseous state
475	Hydrogen plasma (i.e.,		combined with preceding
	hydrogenization)		diverse operation
476	.By layers which are coated,	504	Differential etching
	contacted, or diffused	505	Doping of semiconductor
477	.By vapor phase surface reaction	506	Ion implantation
478	FORMATION OF SEMICONDUCTIVE	507	.Fluid growth from gaseous state
	ACTIVE REGION ON ANY SUBSTRATE		combined with subsequent
	(E.G., FLUID GROWTH,		diverse operation
	DEPOSITION)	508	Doping of semiconductor
479	.On insulating substrate or layer	509	Heat treatment

510	INTRODUCTION OF CONDUCTIVITY	540	Including plural controlled
	MODIFYING DOPANT INTO		heating or cooling steps or
F11	SEMICONDUCTIVE MATERIAL	E 41	nonuniform heating
511 512	Ordering or disordering	541	Including diffusion after
512	.Involving nuclear transmutation	542	fusing step
Г10	doping	_	.Diffusing a dopant
513	.Plasma (e.g., glow discharge,	543	To control carrier lifetime
Г1 /	etc.)	ГЛЛ	(i.e., deep level dopant)
514	.Ion implantation of dopant into	544	To solid-state solubility
-1-	semiconductor region	- 4-	concentration
515	Ionized molecules	545	Forming partially overlapping
516	Including charge neutralization	E 1 6	regions
517	Of semiconductor layer on	546	Plural dopants in same region
Г10	insulating substrate or layer		(e.g., through same mask
518	Of compound semiconductor	547	opening, etc.)
519	Including multiple	548	Simultaneously
F 0 0	implantation steps	548	Plural dopants simultaneously
520	Providing nondopant ion	549	in plural regions
F 0 1	(e.g., proton, etc.)	549	Single dopant forming plural
521	Using same conductivity-type		diverse regions (e.g., forming regions of different
F 0 0	dopant		concentrations or of different
522	Including heat treatment		depths, etc.)
523	And contact formation (i.e.,	550	Nonuniform heating
F 0 4	metallization)	551	Using multiple layered mask
524	Into grooved semiconductor	552	Having plural predetermined
F 0 F	substrate region	332	openings in master mask
525	Using oblique beam	553	Using metal mask
526	Forming buried region	554	Outwardly
527	Including multiple implantation	555	Laterally under mask opening
F 0 0	steps	556	Edge diffusion by using edge
528	Providing nondopant ion (e.g.,	330	portion of structure other
F 2 0	proton, etc.)		than masking layer to mask
529	Using same conductivity-type	557	From melt
530	dopant	558	From solid dopant source in
	Including heat treatment	330	contact with semiconductor
531	Using shadow mask		region
532	Into polycrystalline region	559	Using capping layer over
533	And contact formation (i.e.,	007	dopant source to prevent out-
F 2 4	metallization)		diffusion of dopant
534	Rectifying contact (i.e.,	560	Plural diffusion stages
ESE	Schottky contact)	561	Dopant source within trench or
535	.By application of corpuscular or		groove
	electromagnetic radiation	562	Organic source
536	(e.g., electron, laser, etc.)	563	Glassy source or doped oxide
537	Recoil implantation	564	Polycrystalline semiconductor
337	.Fusing dopant with substrate		source
538	<pre>(i.e., alloy junction)Using additional material to</pre>	565	From vapor phase
330		566	Plural diffusion stages
	<pre>improve wettability or flow characteristics (e.g., flux,</pre>	567	Solid source in operative
	etc.)	-	relation with semiconductor
539	Application of pressure to		region
	material during fusion	568	In capsule-type enclosure
		569	Into compound semiconductor
			region

570	FORMING SCHOTTKY JUNCTION (I.E.,	595	Having sidewall structure
	SEMICONDUCTOR-CONDUCTOR	596	Portion of sidewall structure
	RECTIFYING JUNCTION CONTACT)		is conductive
571	.Combined with formation of ohmic	597	.To form ohmic contact to
	contact to semiconductor		semiconductive material
	region	598	Selectively interconnecting
572	.Compound semiconductor		(e.g., customization, wafer
573	Multilayer electrode		scale integration, etc.)
574	T-shaped electrode	599	With electrical circuit layout
575	Using platinum group metal	600	Using structure alterable to
	(i.e., platinum (Pt),		conductive state (i.e.,
	palladium (Pd), rodium (Rh),		antifuse)
	ruthenium (Ru), iridium (Ir),	601	Using structure alterable to
	osmium (Os), or alloy thereof)	001	nonconductive state (i.e.,
576	Into grooved or recessed		fuse)
370	semiconductor region	602	,
577	_		To compound semiconductor
	Utilizing lift-off	603	II-VI compound semiconductor
578	Forming electrode of specified	604	III-V compound semiconductor
	shape (e.g., slanted, etc.)	605	Multilayer electrode
579	T-shaped electrode	606	Ga and As containing
580	.Using platinum group metal		semiconductor
	(i.e., platinum (Pt),	607	With epitaxial conductor
	palladium (Pd), rhodium (Rh),		formation
	ruthenium (Ru), iridium (Ir),	608	Oxidic conductor (e.g., indium
	osmium (Os), or alloy thereof)		tin oxide, etc.)
581	Silicide	609	Transparent conductor
582	.Using refractory group metal	610	Conductive macromolecular
	(i.e., titanium (Ti),	010	
	zirconium (Zr), hafnium (Hf),		conductor (including metal
	vanadium (V), niobium (Nb),	611	powder filled composition)
	tantalum (Ta), chromium (Cr),	611	Beam lead formation
	molybdenum (Mo), tungsten (W),	612	Forming solder contact or
	or alloy thereof)		bonding pad
583	Silicide	613	Bump electrode
584		614	Plural conductive layers
564	COATING WITH ELECTRICALLY OR	615	Including fusion of conductor
505	THERMALLY CONDUCTIVE MATERIAL	616	By transcription from
585	.Insulated gate formation		auxiliary substrate
586	Combined with formation of	617	By wire bonding
	ohmic contact to semiconductor	618	Contacting multiple
	region	010	semiconductive regions (i.e.,
587	Forming array of gate		interconnects)
	electrodes	619	Air bridge structure
588	Plural gate levels	620	
589	Recessed into semiconductor	620	Forming contacts of differing
	substrate		depths into semiconductor
590	Compound semiconductor		substrate
591	Gate insulator structure	621	Contacting diversely doped
371	constructed of plural layers		semiconductive regions (e.g.,
	or nonsilicon containing		p-type and n-type regions,
	compound		etc.)
592	-	622	Multiple metal levels,
334	Possessing plural conductive		separated by insulating layer
F02	layers (e.g., polycide)		(i.e., multiple level
593	Separated by insulator (i.e.,		metallization)
F 0 4	floating gate)	623	Including organic insulating
594	Tunnelling dielectric layer		material between metal levels

624	Separating insulating layer	650	Having noble group metal
	is laminate or composite of		(i.e., silver (Ag), gold (Au),
	plural insulating materials		platinum (Pt), palladium (Pd),
625	At least one metallization		rhodium (Rh), ruthenium (Ru),
	level formed of diverse		iridium (Ir), osmium (Os), or
	conductive layers		alloy thereof)
626	Planarization	651	Silicide
627	At least one layer forms a	652	Plural layered electrode or
	diffusion barrier		conductor
628	Having adhesion promoting	653	At least one layer forms a
	layer		diffusion barrier
629	Diverse conductive layers	654	Having adhesion promoting
	limited to viahole/plug		layer
630	Silicide formation	655	Silicide
631	Having planarization step	656	Having refractory group metal
632	Utilizing reflow		(i.e., titanium (Ti),
633	Simultaneously by chemical		zirconium (Zr), hafnium (Hf),
	and mechanical means		vanadium (V), niobium (Nb),
634	Utilizing etch-stop layer		tantalum (Ta), chromium (Cr),
635	Insulator formed by reaction		molybdenum (Mo), tungsten (W),
	with conductor (e.g.,		or alloy thereof)
	oxidation, etc.)	657	Having electrically conductive
636	Including use of		polysilicon component
	antireflective layer	658	Altering composition of
637	With formation of opening		conductor
00.	(i.e., viahole) in insulative	659	Implantation of ion into
	layer		conductor
638	Having viaholes of diverse	660	Including heat treatment of
			conductive layer
	width	661	conductive layerSubsequent fusing conductive
639	widthHaving viahole with sidewall	661	
639	<pre>widthHaving viahole with sidewall component</pre>	661 662	Subsequent fusing conductive
	widthHaving viahole with sidewall componentHaving viahole of tapered		Subsequent fusing conductive layer
639 640	widthHaving viahole with sidewall componentHaving viahole of tapered shape	662	Subsequent fusing conductive layerUtilizing laser
639 640 641	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective deposition	662 663	Subsequent fusing conductive layerUtilizing laserRapid thermal anneal
639 640 641 642	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductors	662 663 664	<pre>Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicide</pre>
639 640 641	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a	662 663 664 665	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicideUtilizing textured surface
639 640 641 642 643	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrier	662 663 664 665	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicide .Utilizing textured surface .Specified configuration of electrode or contact
639 640 641 642	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting	662 663 664 665 666	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicideUtilizing textured surfaceSpecified configuration of
639 640 641 642 643	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layer	662 663 664 665 666	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicide .Utilizing textured surface .Specified configuration of electrode or contactConductive feedthrough or through-hole in substrate
639 640 641 642 643 644	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layerHaving planarization step	662 663 664 665 666	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicideUtilizing textured surfaceSpecified configuration of electrode or contactConductive feedthrough or through-hole in substrateSpecified aspect ratio of
639 640 641 642 643 644 645 646	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layerHaving planarization stepUtilizing reflow	662 663 664 665 666 667	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicide .Utilizing textured surface .Specified configuration of electrode or contactConductive feedthrough or through-hole in substrateSpecified aspect ratio of conductor or viahole
639 640 641 642 643 644	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layerHaving planarization stepUtilizing reflowHaving electrically	662 663 664 665 666	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicideUtilizing textured surfaceSpecified configuration of electrode or contactConductive feedthrough or through-hole in substrateSpecified aspect ratio of conductor or viaholeAnd patterning of conductive
639 640 641 642 643 644 645 646	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layerHaving planarization stepUtilizing reflowHaving electrically conductive polysilicon	662 663 664 665 666 667 668	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicide .Utilizing textured surface .Specified configuration of electrode or contactConductive feedthrough or through-hole in substrateSpecified aspect ratio of conductor or viaholeAnd patterning of conductive layer
639 640 641 642 643 644 645 646 647	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layerHaving planarization stepUtilizing reflowHaving electrically conductive polysilicon component	662 663 664 665 666 667 668 669	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicide .Utilizing textured surface .Specified configuration of electrode or contactConductive feedthrough or through-hole in substrateSpecified aspect ratio of conductor or viaholeAnd patterning of conductive layerUtilizing lift-off
639 640 641 642 643 644 645 646	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layerHaving planarization stepUtilizing reflowHaving electrically conductive polysilicon componentHaving refractory group metal	662 663 664 665 666 667 668 669 670 671	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicide .Utilizing textured surface .Specified configuration of electrode or contactConductive feedthrough or through-hole in substrateSpecified aspect ratio of conductor or viaholeAnd patterning of conductive layerUtilizing lift-offUtilizing multilayered mask
639 640 641 642 643 644 645 646 647	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layerHaving planarization stepUtilizing reflowHaving electrically conductive polysilicon componentHaving refractory group metal (i.e., titanium (Ti),	662 663 664 665 666 667 668 669	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicideUtilizing textured surfaceSpecified configuration of electrode or contactConductive feedthrough or through-hole in substrateSpecified aspect ratio of conductor or viaholeAnd patterning of conductive layerUtilizing lift-offUtilizing multilayered maskPlug formation (i.e., in
639 640 641 642 643 644 645 646 647	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layerHaving planarization stepUtilizing reflowHaving electrically conductive polysilicon componentHaving refractory group metal (i.e., titanium (Ti), zirconium (Zr), hafnium (Hf),	662 663 664 665 666 667 668 669 670 671 672	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicideUtilizing textured surfaceSpecified configuration of electrode or contactConductive feedthrough or through-hole in substrateSpecified aspect ratio of conductor or viaholeAnd patterning of conductive layerUtilizing lift-offUtilizing multilayered maskPlug formation (i.e., in viahole)
639 640 641 642 643 644 645 646 647	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layerHaving planarization stepUtilizing reflowHaving electrically conductive polysilicon componentHaving refractory group metal (i.e., titanium (Ti), zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb),	662 663 664 665 666 667 668 669 670 671 672	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicideUtilizing textured surfaceSpecified configuration of electrode or contactConductive feedthrough or through-hole in substrateSpecified aspect ratio of conductor or viaholeAnd patterning of conductive layerUtilizing lift-offUtilizing multilayered maskPlug formation (i.e., in viahole)Tapered etching
639 640 641 642 643 644 645 646 647	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layerHaving planarization stepUtilizing reflowHaving electrically conductive polysilicon componentHaving refractory group metal (i.e., titanium (Ti), zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb), tantalum (Ta), chromium (Cr),	662 663 664 665 666 667 668 669 670 671 672	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicideUtilizing textured surfaceSpecified configuration of electrode or contactConductive feedthrough or through-hole in substrateSpecified aspect ratio of conductor or viaholeAnd patterning of conductive layerUtilizing lift-offUtilizing multilayered maskPlug formation (i.e., in viahole)Tapered etchingSelective deposition of
639 640 641 642 643 644 645 646 647	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layerHaving planarization stepUtilizing reflowHaving electrically conductive polysilicon componentHaving refractory group metal (i.e., titanium (Ti), zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb), tantalum (Ta), chromium (Cr), molybdenum (Mo), tungsten (W),	662 663 664 665 666 667 668 669 670 671 672 673 674	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicideUtilizing textured surfaceSpecified configuration of electrode or contactConductive feedthrough or through-hole in substrateSpecified aspect ratio of conductor or viaholeAnd patterning of conductive layerUtilizing lift-offUtilizing multilayered maskPlug formation (i.e., in viahole)Tapered etchingSelective deposition of conductive layer
639 640 641 642 643 644 645 646 647	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layerHaving planarization stepUtilizing reflowHaving electrically conductive polysilicon componentHaving refractory group metal (i.e., titanium (Ti), zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb), tantalum (Ta), chromium (Cr), molybdenum (Mo), tungsten (W), or alloy thereof)	662 663 664 665 666 667 668 669 670 671 672	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicide .Utilizing textured surface .Specified configuration of electrode or contactConductive feedthrough or through-hole in substrateSpecified aspect ratio of conductor or viaholeAnd patterning of conductive layerUtilizing lift-offUtilizing multilayered maskPlug formation (i.e., in viahole)Tapered etchingSelective deposition of conductive layerPlug formation (i.e., in
639 640 641 642 643 644 645 646 647	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layerHaving planarization stepUtilizing reflowHaving electrically conductive polysilicon componentHaving refractory group metal (i.e., titanium (Ti), zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb), tantalum (Ta), chromium (Cr), molybdenum (Mo), tungsten (W),	662 663 664 665 666 667 668 669 670 671 672 673 674	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicide .Utilizing textured surface .Specified configuration of electrode or contactConductive feedthrough or through-hole in substrateSpecified aspect ratio of conductor or viaholeAnd patterning of conductive layerUtilizing lift-offUtilizing multilayered maskPlug formation (i.e., in viahole)Tapered etchingSelective deposition of conductive layerPlug formation (i.e., in viahole)
639 640 641 642 643 644 645 646 647	widthHaving viahole with sidewall componentHaving viahole of tapered shapeSelective depositionDiverse conductorsAt least one layer forms a diffusion barrierHaving adhesion promoting layerHaving planarization stepUtilizing reflowHaving electrically conductive polysilicon componentHaving refractory group metal (i.e., titanium (Ti), zirconium (Zr), hafnium (Hf), vanadium (V), niobium (Nb), tantalum (Ta), chromium (Cr), molybdenum (Mo), tungsten (W), or alloy thereof)	662 663 664 665 666 667 668 669 670 671 672 673 674	Subsequent fusing conductive layerUtilizing laserRapid thermal annealForming silicide .Utilizing textured surface .Specified configuration of electrode or contactConductive feedthrough or through-hole in substrateSpecified aspect ratio of conductor or viaholeAnd patterning of conductive layerUtilizing lift-offUtilizing multilayered maskPlug formation (i.e., in viahole)Tapered etchingSelective deposition of conductive layerPlug formation (i.e., in

677	Pretreatment of surface to	699	Plural coating steps
	enhance or retard deposition	700	Formation of groove or trench
678	Electroless deposition of	701	Tapered configuration
	conductive layer	702	Plural coating steps
679	Evaporative coating of	703	Plural coating steps
	conductive layer	704	.Having liquid and vapor etching
680	Utilizing chemical vapor		steps
	deposition (i.e., CVD)	705	.Altering etchability of
681	Of organo-metallic precursor	, 03	substrate region by
001	(i.e., MOCVD)		compositional or crystalline
682	Silicide		modification
683		706	
083	Of refractory group metal	706	.Vapor phase etching (i.e., dry
	(i.e., titanium (Ti),	F.O.F.	etching)
	zirconium (Zr), hafnium (Hf),	707	Utilizing electromagnetic or
	vanadium (V), niobium (Nb),		wave energy
	tantalum (Ta), chromium (Cr),	708	Photo-induced etching
	molybdenum (Mo), tungsten (W),	709	Photo-induced plasma etching
	or alloy thereof)	710	By creating electric field
684	Electrically conductive		(e.g., plasma, glow discharge,
	polysilicon		etc.)
685	Refractory group metal (i.e.,	711	Utilizing multiple gas
	titanium (Ti), zirconium (Zr),		energizing means
	hafnium (Hf), vanadium (V),	712	Reactive ion beam etching
	niobium (Nb), tantalum (Ta),		(i.e., RIBE)
	chromium (Cr), molybdenum	713	Forming tapered profile
	(Mo), tungsten (W) , or alloy	713	(e.g., tapered etching, etc.)
	thereof)	714	Including change in etch
686	Noble group metal (i.e., silver	/ 1 1	
	(Ag), gold (Au), platinum		influencing parameter (e.g.,
	(Pt), palladium (Pd), rhodium		energizing power, etchant
	(Rh), ruthenium (Ru), iridium		composition, temperature,
	(Ir), osmium (Os), or alloy	B1 5	etc.)
	thereof)	715	With substrate heating or
687	Copper of copper alloy		cooling
00.	conductor	716	With substrate handling
688	Aluminum or aluminum alloy		(e.g., conveying, etc.)
000	conductor	717	Utilizing multilayered mask
689	CHEMICAL ETCHING	718	Compound semiconductor
		719	Silicon
690	.Combined with the removal of	720	Electrically conductive
	material by nonchemical means		material (e.g., metal,
	(e.g., ablating, abrading,		conductive oxide, etc.)
	etc.)	721	Silicide
691	Combined mechanical and	722	Metal oxide
	chemical material removal	723	Silicon oxide or glass
692	Simultaneous (e.g., chemical-	724	Silicon nitride
	mechanical polishing, etc.)	725	Organic material (e.g.,
693	Utilizing particulate	723	resist, etc.)
	abradant	726	
694	.Combined with coating step	720	Having microwave gas
695	Simultaneous etching and	707	energizing
	coating	727	Producing energized gas
696	Coating of sidewall		remotely located from
697	Planarization by etching and	720	substrate
	coating	728	Using magnet (e.g.,
698	Utilizing reflow		electron cyclotron resonance,
			etc.)

729	Using specified electrode/	754	Electrically conductive
	susceptor configuration (e.g.,		material (e.g., metal,
	of multiple substrates using		conductive oxide, etc.)
	barrel-type susceptor, planar	755	Silicide
	reactor configuration, etc.)	756	Silicon oxide
	to generate plasma	757	Silicon nitride
730	Producing energized gas	758	COATING OF SUBSTRATE CONTAINING
	remotely located from		SEMICONDUCTOR REGION OR OF
	substrate		SEMICONDUCTOR SUBSTRATE
731	Using intervening shield	759	.Combined with the removal of
	structure		material by nonchemical means
732	Using magnet (e.g., electron	760	.Utilizing reflow (e.g.,
	cyclotron resonance, etc.)		planarization, etc.)
733	Using or orientation dependent	761	.Multiple layers
	etchant (i.e., anisotropic	762	At least one layer formed by
	etchant)		reaction with substrate
734	Sequential etching steps on a	763	Layers formed of diverse
	single layer		composition or by diverse
735	Differential etching of		coating processes
	semiconductor substrate	764	.Formation of semi-insulative
736	Utilizing multilayered mask		polycrystalline silicon
737	Substrate possessing multiple	765	.By reaction with substrate
	layers	766	Implantation of ion (e.g., to
738	Selectively etching substrate		form ion amorphousized region
	possessing multiple layers of		prior to selective oxidation,
	differing etch characteristics		reacting with substrate to
739	Lateral etching of		form insulative region, etc.)
	intermediate layer (i.e.,	767	Compound semiconductor
	undercutting)		substrate
740	Utilizing etch stop layer	768	Reaction with conductive region
741			
/ 4 1	PN junction functions as	769	Reaction with silicon
741	<pre>PN junction functions as etch stop</pre>	769	<pre>Reaction with silicon semiconductive region (e.g.,</pre>
741		769	
	etch stop	769 770	semiconductive region (e.g.,
	etch stopElectrically conductive		<pre>semiconductive region (e.g., oxynitride formation, etc.)</pre>
	<pre>etch stopElectrically conductive material (e.g., metal,</pre>	770	<pre>semiconductive region (e.g., oxynitride formation, etc.)Oxidation</pre>
742	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)	770	<pre>semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energy</pre>
742 743	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glass	770 771	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizing
742 743 744	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride	770 771 772	<pre>semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energy</pre>
742 743 744 745	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etching	770 771 772	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing
742 743 744 745	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etchingUtilizing electromagnetic or	770 771 772	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing water vapor (i.e., wet
742 743 744 745 746	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etchingUtilizing electromagnetic or wave energy	770 771 772 773	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing water vapor (i.e., wet oxidation)
742 743 744 745 746	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etchingUtilizing electromagnetic or wave energyWith relative movement between	770 771 772 773	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing water vapor (i.e., wet oxidation)In atmosphere containing
742 743 744 745 746	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etchingUtilizing electromagnetic or wave energyWith relative movement between substrate and confined pool of	770 771 772 773	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing water vapor (i.e., wet oxidation)In atmosphere containing halogenNitridation
742 743 744 745 746 747	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etching .Utilizing electromagnetic or wave energy .With relative movement between substrate and confined pool of etchant	770 771 772 773 774 775	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing water vapor (i.e., wet oxidation)In atmosphere containing halogen
742 743 744 745 746 747	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etchingUtilizing electromagnetic or wave energyWith relative movement between substrate and confined pool of etchantProjection of etchant against a	770 771 772 773 774 775	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing water vapor (i.e., wet oxidation)In atmosphere containing halogenNitridationUsing electromagnetic or wave energy
742 743 744 745 746 747	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etching .Utilizing electromagnetic or wave energy .With relative movement between substrate and confined pool of etchant .Projection of etchant against a moving substrate or	770 771 772 773 774 775 776	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing water vapor (i.e., wet oxidation)In atmosphere containing halogenNitridationUsing electromagnetic or wave
742 743 744 745 746 747	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etchingUtilizing electromagnetic or wave energyWith relative movement between substrate and confined pool of etchantProjection of etchant against a moving substrate or controlling the angle or	770 771 772 773 774 775 776	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing water vapor (i.e., wet oxidation)In atmosphere containing halogenNitridationUsing electromagnetic or wave energyMicrowave gas energizing .Insulative material deposited
742 743 744 745 746 747	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etchingUtilizing electromagnetic or wave energyWith relative movement between substrate and confined pool of etchantProjection of etchant against a moving substrate or controlling the angle or pattern of projected etchant	770 771 772 773 774 775 776	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing water vapor (i.e., wet oxidation)In atmosphere containing halogenNitridationUsing electromagnetic or wave energyMicrowave gas energizing .Insulative material deposited upon semiconductive substrate
742 743 744 745 746 747	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etching .Utilizing electromagnetic or wave energy .With relative movement between substrate and confined pool of etchantProjection of etchant against a moving substrate or controlling the angle or pattern of projected etchantSequential application of	770 771 772 773 774 775 776 777	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing water vapor (i.e., wet oxidation)In atmosphere containing halogenNitridationUsing electromagnetic or wave energyMicrowave gas energizing .Insulative material deposited
742 743 744 745 746 747 748	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etchingUtilizing electromagnetic or wave energyWith relative movement between substrate and confined pool of etchantProjection of etchant against a moving substrate or controlling the angle or pattern of projected etchantSequential application of etchant	770 771 772 773 774 775 776 777	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing water vapor (i.e., wet oxidation)In atmosphere containing halogenNitridationUsing electromagnetic or wave energyMicrowave gas energizing .Insulative material deposited upon semiconductive substrateCompound semiconductor substrate
742 743 744 745 746 747 748	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etchingUtilizing electromagnetic or wave energyWith relative movement between substrate and confined pool of etchantProjection of etchant against a moving substrate or controlling the angle or pattern of projected etchantSequential application of etchantTo same side of substrate	770 771 772 773 774 775 776 777 778	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing water vapor (i.e., wet oxidation)In atmosphere containing halogenNitridationUsing electromagnetic or wave energyMicrowave gas energizing .Insulative material deposited upon semiconductive substrateCompound semiconductor substrateDepositing organic material
742 743 744 745 746 747 748	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etching .Utilizing electromagnetic or wave energy .With relative movement between substrate and confined pool of etchantProjection of etchant against a moving substrate or controlling the angle or pattern of projected etchantSequential application of etchantTo same side of substrateEach etch step exposes	770 771 772 773 774 775 776 777 778	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing water vapor (i.e., wet oxidation)In atmosphere containing halogenNitridationUsing electromagnetic or wave energyMicrowave gas energizing .Insulative material deposited upon semiconductive substrateCompound semiconductor substrateDepositing organic material (e.g., polymer, etc.)
742 743 744 745 746 747 748 749 750 751	etch stopElectrically conductive material (e.g., metal, conductive oxide, etc.)Silicon oxide or glassSilicon nitride .Liquid phase etching .Utilizing electromagnetic or wave energy .With relative movement between substrate and confined pool of etchant .Projection of etchant against a moving substrate or controlling the angle or pattern of projected etchant .Sequential application of etchantTo same side of substrateEach etch step exposes surface of an adjacent layer	770 771 772 773 774 775 776 777 778 779 780	semiconductive region (e.g., oxynitride formation, etc.)OxidationUsing electromagnetic or wave energyMicrowave gas energizingIn atmosphere containing water vapor (i.e., wet oxidation)In atmosphere containing halogenNitridationUsing electromagnetic or wave energyMicrowave gas energizing .Insulative material deposited upon semiconductive substrateCompound semiconductor substrateDepositing organic material

782	With substrate handling during	904	CHARGE CARRIER LIFETIME CONTROL
	coating (e.g., immersion,	905	CLEANING OF REACTION CHAMBER
	spinning, etc.)	906	CLEANING OF WAFER AS INTERIM STEP
783	Insulative material having	907	CONTINUOUS PROCESSING
	impurity (e.g., for altering	908	.Utilizing cluster apparatus
	physical characteristics,	909	CONTROLLED ATMOSPHERE
	etc.)		***************************************
784	Introduction simultaneous with	910	CONTROLLING CHARGING STATE AT
704			SEMICONDUCTOR-INSULATOR
505	deposition		INTERFACE
785	Insulative material is compound	911	DIFFERENTIAL OXIDATION AND
	of refractory group metal		ETCHING
	(i.e., titanium (Ti),	912	DISPLACING PN JUNCTION
	zirconium (Zr), hafnium (Hf),	913	DIVERSE TREATMENTS PERFORMED IN
	vanadium (V), $niobium (Nb)$,		UNITARY CHAMBER
	tantalum (Ta), chromium (Cr),	914	DOPING
	molybdenum (Mo), tungsten (W),	915	
	or alloy thereof)		.Amphoteric doping
786	Tertiary silicon containing	916	.Autodoping control or
	compound formation (e.g.,		utilization
	oxynitride formation, etc.)	917	.Deep level dopants (e.g., gold
787	Silicon oxide formation		(Au), chromium (Cr), iron
788	Using electromagnetic or wave		(Fe), nickel (Ni), etc.)
700		918	.Special or nonstandard dopant
	energy (e.g., photo-induced	919	.Compensation doping
	deposition, plasma, etc.)	920	.Controlling diffusion profile by
789	Organic reactant		oxidation
790	Organic reactant	921	.Nonselective diffusion
791	Silicon nitride formation	922	.Diffusion along grain boundaries
792	Utilizing electromagnetic or	923	5 5
	wave energy (e.g., photo-		.Diffusion through a layer
	induced deposition, plasma,	924	.To facilitate selective etching
	etc.)	925	.Fluid growth doping control
793	Organic reactant		(e.g., delta doping, etc.)
794	Organic reactant	926	DUMMY METALLIZATION
795	RADIATION OR ENERGY TREATMENT	927	ELECTROMIGRATION RESISTANT
123	MODIFYING PROPERTIES OF		METALLIZATION
	SEMICONDUCTOR REGION OF	928	FRONT AND REAR SURFACE PROCESSING
		929	EUTECTIC SEMICONDUCTOR
	SUBSTRATE (E.G., THERMAL,	930	TERNARY OR QUATERNARY
	CORPUSCULAR, ELECTROMAGNETIC,	230	SEMICONDUCTOR COMPRISED OF
	ETC.)		ELEMENTS FROM THREE DIFFERENT
796	.Compound semiconductor		GROUPS (E.G., I-III-V, ETC.)
797	Ordering or disordering	931	
798	.Ionized irradiation (e.g.,		SILICON CARBIDE SEMICONDUCTOR
	corpuscular or plasma	932	BORON NITRIDE SEMICONDUCTOR
	treatment, etc.)	933	GERMANIUM OR SILICON OR GE-SI ON
799	.By differential heating		III-V
800	MISCELLANEOUS	934	SHEET RESISTANCE (I.E., DOPANT
			PARAMETERS)
		935	GAS FLOW CONTROL
		936	GRADED ENERGY GAP
anocc :	DESERVED ADE COLLEGEOUS	937	HILLOCK PREVENTION
CROSS-	REFERENCE ART COLLECTIONS	938	LATTICE STRAIN CONTROL OR
		J J U	UTILIZATION
900	BULK EFFECT DEVICE MAKING	939	
901	CAPACITIVE JUNCTION	232	LANGMUIR-BLODGETT FILM
902	CAPPING LAYER	0.4.0	UTILIZATION
903	CATALYST AIDED DEPOSITION	940	LASER ABLATIVE MATERIAL REMOVAL
		u /l T	LOADING EFFECT MITIGATION
		941	LOADING EFFECT MITTGATION

942 MASKING 943 .Movable 944 .Shadow 945 .Special (e.g., metal, etc.) 946 .Step and repeat 947 .Subphotolithographic processing 948 .Radiation resist 949 .Energy beam treating radiation 950 resist on semiconductor 951 .Lift-off 952Utilizing antireflective layer 953 MAKING RADIATION RESISTANT DEVICE 954 MAKING OXIDE-NITRIDE-OXIDE DEVICE 956 ARRAY 983 ZENER DIODES FOREIGN ART COLLECTIONS FOR CLASS-RELATED FOREIGN DOCUME 950 .Etching of semiconductor 951 precursor, substrates, an 952 devices used in an electr 953 function (156/625.1) 954 MAKING OXIDE-NITRIDE-OXIDE DEVICE 955 TOR 101 .Measuring, testing, or	
944 .Shadow 983 ZENER DIODES 945 .Special (e.g., metal, etc.) 946 .Step and repeat 947 .Subphotolithographic processing 948 .Radiation resist FOREIGN ART COLLECTIONS 949Energy beam treating radiation	3 IN
945 .Special (e.g., metal, etc.) 946 .Step and repeat 947 .Subphotolithographic processing 948 .Radiation resist	
946 .Step and repeat 947 .Subphotolithographic processing 948 .Radiation resist FOREIGN ART COLLECTIONS 949Energy beam treating radiation	
947 .Subphotolithographic processing 948 .Radiation resist	
948 .Radiation resist 949Energy beam treating radiation resist on semiconductor 950Multilayer mask including nonradiation sensitive layer 951Lift-off 952Utilizing antireflective layer 953 MAKING RADIATION RESISTANT DEVICE 954 MAKING OXIDE-NITRIDE-OXIDE DEVICE FOR 101Measuring, testing, or	
949Energy beam treating radiation resist on semiconductor 950Multilayer mask including nonradiation sensitive layer 951Lift-off 952Utilizing antireflective layer 953 MAKING RADIATION RESISTANT DEVICE 954 MAKING OXIDE-NITRIDE-OXIDE DEVICE FOR 101Measuring, testing, or	
resist on semiconductor 950Multilayer mask including nonradiation sensitive layer 951Lift-off 952Utilizing antireflective layer 953 MAKING RADIATION RESISTANT DEVICE 954 MAKING OXIDE-NITRIDE-OXIDE DEVICE FOR CLASS-RELATED FOREIGN DOCUME METHODS (156/1) FOR 100 .Etching of semiconductor precursor, substrates, an devices used in an electr function (156/625.1)	
950Multilayer mask including nonradiation sensitive layer 951Lift-off precursor, substrates, an devices used in an electr function (156/625.1) 953 MAKING RADIATION RESISTANT DEVICE FOR 101Measuring, testing, or	
nonradiation sensitive layer FOR 100 .Etching of semiconductor 951 .Lift-off precursor, substrates, an 952 .Utilizing antireflective layer devices used in an electr 953 MAKING RADIATION RESISTANT DEVICE function (156/625.1) 954 MAKING OXIDE-NITRIDE-OXIDE DEVICE FOR 101Measuring, testing, or	TS
951Lift-off precursor, substrates, an 952Utilizing antireflective layer devices used in an electr 953 MAKING RADIATION RESISTANT DEVICE function (156/625.1) 954 MAKING OXIDE-NITRIDE-OXIDE DEVICE FOR 101Measuring, testing, or	
952Utilizing antireflective layer devices used in an electr 953 MAKING RADIATION RESISTANT DEVICE function (156/625.1) 954 MAKING OXIDE-NITRIDE-OXIDE DEVICE FOR 101Measuring, testing, or	
953 MAKING RADIATION RESISTANT DEVICE function (156/625.1) 954 MAKING OXIDE-NITRIDE-OXIDE DEVICE FOR 101Measuring, testing, or	
954 MAKING OXIDE-NITRIDE-OXIDE DEVICE FOR 101 Measuring, testing, or	cal
955 MELT-BACK inspecting (156/626.1)	
956 MAKING MULTIPLE WAVELENGTH FOR 102 By electrical means or of	
EMISSIVE DEVICE electrical property (156/957 MAKING METAL-INSULATOR-METAL 627.1)	
957 MAKING METAL-INSULATOR-METAL 627.1) DEVICE FOR 103Altering the etchability of	: _
958 PASSIVATION LAYER substrate by alloying,	а
959 MECHANICAL POLISHING OF WAFER diffusing, or chemical	
960 POROUS SEMICONDUCTOR reacting (156/628.1)	
961 ION BEAM SOURCE AND GENERATION FOR 104 With uniting of preforms (6)	a
962 QUANTUM DOTS AND LINES laminating, etc.) (156/62	
963 REMOVING PROCESS RESIDUES FROM FOR 105 Prior to etching (156/630	
VERTICAL SUBSTRATE SURFACES FOR 106 Delamination subsequent	
964 ROUGHENED SURFACE etching (156/631.1)	
965 SHAPED JUNCTION FORMATION FOR 107With coating (156/632.1)	
966 SELECTIVE OXIDATION OF ION- FOR 108 Differential etching (156)	
AMORPHOUSIZED LAYER 633.1)	
967 SEMICONDUCTOR ON SPECIFIED FOR 109Metal layer etched (156/	
INSULATOR 634.1)	
968 SEMICONDUCTOR-METAL-SEMICONDUCTOR FOR 110 With in situ activation or	
969 SIMULTANEOUS FORMATION OF combining of etching	
MONOCRYSTALLINE AND components on surface (15	/
POLYCRYSTALLINE REGIONS 635.1)	
970 SPECIFIED ETCH STOP MATERIAL FOR 111With thin film of etchant	
971 STOICHIOMETRIC CONTROL OF HOST between relatively moving	
SUBSTRATE COMPOSITION substrate and conforming	
972 STORED CHARGE ERASURE surface (e.g., chemical	
973 SUBSTRATE ORIENTATION lapping, etc.) (156/636.1	
974 SUBSTRATE SURFACE PREPARATION The substrate and a confi	
975 SUBSTRATE OR MASK ALIGNING pool of etchant (156/637.	
FEATURE FOR 113 With removal of adhered	,
976 TEMPORARY PROTECTIVE LAYER reaction product from	
977 THINNING OR REMOVAL OF SUBSTRATE substrate (156/638.1)	
978 FORMING TAPERED EDGES ON FOR 114With substrate rotation,	
SUBSTRATE OR ADJACENT LAYERS repeated dipping, or adva	ced
979 TUNNEL DIODES movement (156/639.1)	-
980 UTILIZING PROCESS EQUIVALENTS OR OPTIONS	
981 UTILIZING VARYING DIELECTRIC THICKNESS	

- FOR 115 ..Projection of etchant against a moving substrate or controlling the angle or pattern of projected etchant (156/640.1)
- FOR 116 ..Recycling or regenerating etchant (156/642.1)
- FOR 117 ..With treatment by high energy radiation or plasma (e.g., ion beam, etc.) (156/643.1)
- FOR 118 ...Forming or increasing the size of an aperture (156/644.1)
- FOR 119 ..With mechanical deformation, severing, or abrading of a substrate (156/ 645.1)
- FOR 120 .. Etchant is a gas (156/646.1)
- FOR 121 .. Etching according to crystalline planes (156/647.1)
- FOR 122 .. Etching isolates or modifies a junction in a barrier layer (156/648.1)
- FOR 123 ...Discrete junction isolated (e.g., mesa formation, etc.) (156/649.1)
- FOR 124 ..Sequential application of etchant material (156/650.1)
- FOR 125 ...Sequentially etching the same surface of a substrate (156/651.1)

- FOR 128 ..Differential etching of a substrate (156/654.1)
- FOR 129 ...Composite substrate (156/655.1)
- FOR 130Substrate contains metallic element or compound (156/656.1)
- FOR 131Substrate contains silicon or silicon compound (156/657.1)
- FOR 132 ...Resist coating (156/659.11)
- FOR 133Plural resist coating (156/661.11)
- FOR 135 MAKING DEVICE HAVING ORGANIC SEMICONDUCTOR COMPONENT (437/1)
- FOR 136 MAKING DEVICE RESPONSIVE TO RADIATION (437/2)

- FOR 137 .Radiation detectors, e.g., infrared, etc. (437/3)
- FOR 138 .Composed of polycrystalline material (437/4)
- FOR 139 .Having semiconductor compound (437/5)
- FOR 140 MAKING THYRISTOR, E.G., DIAC, TRIAC, ETC. (437/6)
- FOR 141 INCLUDING CONTROL RESPONSIVE TO SENSED CONDITION (437/7)
- FOR 142 INCLUDING TESTING OR MEASURING (437/8)
- FOR 143 INCLUDING APPLICATION OF VIBRATORY FORCE (437/9)
- FOR 144 INCLUDING GETTERING (437/10)
- FOR 145 .By ion implanting or irradiating (437/11)
- FOR 146 .By layers which are coated, contacted, or diffused (437/12)
- FOR 147 .By vapor phase surface reaction (437/13)
- FOR 148 THERMOMIGRATION (437/14)
- FOR 149 INCLUDING FORMING A SEMICONDUCTOR JUNCTION (437/15)
- FOR 150 .Using energy beam to introduce dopant or modify dopant distribution (437/16)
- FOR 151 ..Neutron, gamma ray or electron beam (437/17)
- FOR 152 ... Ionized molecules (437/18)
- FOR 153 ... Coherent light beam (437/19)
- FOR 154 .. Ion beam implantation (437/20)
- FOR 155 .. Of semiconductor on insulating substrate (437/21)
- FOR 156 ...Of semiconductor compound (437/22)
- FOR 157Light emitting diode (LED) (437/23)
- FOR 158 ...Providing nondopant ion including proton (437/24)
- FOR 159 ...Providing auxiliary heating (437/25)
- FOR 160 ...Forming buried region (437/26)
- FOR 161 ...Including multiple implantations of same region (437/27)
- FOR 162Through insulating layer (437/28)
- FOR 163Forming field effect transistor (FET) type device (437/29)
- FOR 164 Using same conductivity type dopant (437/30)

FOR	165	Forming bipolar transistor	FOR	174	Forming pair of device
1 011		(NPN/PNP) (437/31)	1 011	_,_	regions separated by gate
FOR	166	Lateral bipolar transistor (437/32)			structure, i.e., FET (437/40 R)
FOR	167	Having dielectric isolation (437/33)	FOR	175	Asymmetrical FET (any asymmetry in S/D profile, gate
FOR	168	Forming complementary MOS	505	100	spacing, etc.) (437/40 AS)
		<pre>(metal oxide semiconductor) (437/34)</pre>			DMOS/vertical FET (437/40 DM) Gate specific (specifics of
FOR	169	Using oblique beam (437/35)			gate insulator/structure/
		Using shadow mask (437/36)			material/ contact) (437/40 GS)
FOR	171	Having projected range less than thickness of dielectrics	FOR	178	Junction FET/static induction transistor (437/40 JF)
		on substrate (437/37)	FOR	179	Layered channel (e.g., HEMT,
FOR	172	Into shaped or grooved			MODFET, 2DEG, heterostructure
		semiconductor substrate (437/		100	FETS) (437/40 LC)
	1.00	38)			Recessed gate (437/40 RG)
		Involving Schottky contact formation (437/39)			Schottky gate/MESFET (controls over RG) (437/40 SH)
FOR	202	Gate structure constructed of diverse dielectrics (437/42)	FOR	182	Sidewall (not LDD's) (437/40 SW)
FOR	203	Gate surrounded by	FOR	183	Thin film transistor
		dielectric layer, e.g.,			inverted/staggered (437/40
		floating gate, etc. (437/43)	HOD	104	TFI)
		Adjusting channel dimension (437/44)			Thin film transistor (437/40 TFT)
FOR	205	Active step for controlling	FOR	206	Into polycrystalline or
	105	threshold voltage (437/45)	EOD	207	polyamorphous regions (437/46)
		Self-aligned (437/41 R)With bipolar (437/41 RBP)	FOR	207	Integrating active with passive devices (437/47)
		CMOS (437/41 RCM)	FOR	208	Forming plural active devices
		Lightly doped drain (437/41			in grid/array, e.g., RAMS/
		RLD)			ROMS, etc. (437/48)
FOR	189	Memory devices (437/41 RMM)	FOR	209	Having multiple-level
		Asymmetrical FET (437/41 AS)		0.1.0	electrodes (437/49)
FOR	191	Channel specifics (437/41	FOR	210	Forming electrodes in
F∩P	102	CS)DMOS/vertical FET (437/41			laterally spaced relationships (437/50)
ron		DM)	FOR	211	.Making assemblies of plural
FOR		Gate specifics (437/41 GS)			individual devices having
		Junction FET/static			community feature, e.g.,
		induction transistor (437/41			integrated circuit, electrical
		JF)	EOD	212	connection, etc. (437/51)
		Layered channel (437/41 LC)			Memory devices (437/52)
FOR	196	Specifics of metallization/contact (437/41 SM)			Charge coupled devices (CCD) (437/53)
FOR	197	Recessed gate (Schottky			Diverse types (437/54)
		falls below in SH) (437/41 RG)	r UR	∠⊥5	Integrated injection logic (I2L) circuits (437/55)
FOR	198	Schottky gate/MESFET (437/41	FOR	216	Plural field effect
E O P	100	SH)	1 010	210	transistors (CMOS) (437/56)
		Sidewall (437/41 SW)Thin film transistor,	FOR	217	Complementary metal oxide
FUK	∠∪∪	inverted (437/41 TFI)			having diverse conductivity
FOR	201	Thin film transistor (437/41			source and drain regions (437/
		TFT)			57)

- FOR 218Having like conductivity source and drain regions (437/58)
- FOR 219 ...Including field effect transistor (437/59)
- FOR 220 ...Including passive device (437/60)
- FOR 221 .Including isolation step (437/61)
- FOR 222 ..By forming total dielectric isolation (437/62)
- FOR 223 ..By forming vertical isolation combining dielectric and PN junction (437/63)
- FOR 224 .. Using vertical dielectric (airgap/insulator) and horizontal
 PN junction (437/64)
- FOR 225 ... Grooved air-gap only (437/65)
- FOR 226V-groove (437/66)
- FOR 227 ...Grooved and refilled with insulator (437/67)
- FOR 228V-groove (437/68)
- FOR 229 ...Recessed oxide by localized oxidation (437/69)
- FOR 230Preliminary formation of guard ring (437/70)
- FOR 231Preliminary anodizing (437/71)
- FOR 232Preliminary etching of groove (437/72)
- FOR 233Using overhanging oxidation mask and pretreatment of recessed walls (437/73)
- FOR 234 .. Isolation by PN junction only (437/74)
- FOR 235 ...By diffusion from upper surface only (437/75)
- FOR 236 ...By up-diffusion from substrate region and down diffusion into upper surface layer (437/76)
- FOR 237Substrate and epitaxial regions of same conductivity type, i.e., P or N (437/77)
- FOR 238 ...By etching and refilling with semiconductor material having diverse conductivity (437/78)
- FOR 239 ... Using polycrystalline region (437/79)
- FOR 240 .Shadow masking (437/80)
- FOR 241 .Doping during fluid growth of semiconductor material on substrate (437/81)
- FOR 242 ..Including heat to anneal (437/82)

- FOR 243 ..Growing single crystal on amorphous substrate (437/83)
- FOR 244 ..Growing single crystal on single crystal insulator (SOS) (437/84)
- FOR 245 ..Including purifying stage during growth (437/85)
- FOR 246 .. Using transitory substrate (437/86)
- FOR 247 .. Using inert atmosphere (437/87)
- FOR 248 .. Using catalyst to alter growth process (437/88)
- FOR 249 ..Growth through opening (437/89)
- FOR 250 ...Forming recess in substrate and refilling (437/90)
- FOR 251By liquid phase epitaxy (437/91)
- FOR 252 ...By liquid phase epitaxy (437/92)
- FOR 253 .. Specified crystal orientation other than (100) or (111) planes (437/93)
- FOR 254 ..Introducing minority carrier life time reducing dopant during growth, i.e., deep level dopant Au (Gold), Cr (Cromium), Fe (Iron), Ni (Nickel), etc. (437/94)
- FOR 255 .. Autodoping control (437/95)
- FOR 256 ...Compound formed from Group III and Group V elements (437/96)
- FOR 257 ...Forming buried regions with outdiffusion control (437/97)
- FOR 258 ...Plural dopants simultaneously outdiffusioned (437/98)
- FOR 259 ..Growing mono and polycrystalline regions simultaneously (437/99)
- FOR 260 ..Growing silicon carbide (SiC) (437/100)
- FOR 261 ..Growing amorphous semiconductor material (437/101)
- FOR 262 ..Source and substrate in closespace relationship (437/102)
- FOR 263 ... Group IV elements (437/103)
- FOR 264 ...Compound formed from Group III and Group V elements (437/104)
- FOR 265 ..Vacuum growing using molecular beam, i.e., vacuum deposition (437/105)
- FOR 266 ... Group IV elements (437/106)
- FOR 267 ...Compound formed from Group III and Group V elements (437/107)
- FOR 268 ..Growing single layer in multisteps (437/108)

- FOR 269 ...Polycrystalline layers (437/ 109)
- FOR 270 ... Using modulated dopants or materials, e.g., superlattice, etc. (437/110)
- FOR 271 ... Using preliminary or intermediate metal layer (437/111)
- FOR 272 ...Growing by varying rates (437/112)
- FOR 273 ..Using electric current, e.g.,
 Peltier effect, glow
 discharge, etc. (437/ 113)
- FOR 274 ... Using seed in liquid phase (437/114)
- FOR 275 ...Pulling from melt (437/115)
- FOR 276 And diffusing (437/116)
- FOR 277 ..Liquid and vapor phase epitaxy in sequence (437/117)
- FOR 278 .. Involving capillary action (437/118)
- FOR 279 ..Sliding liquid phase epitaxy (437/119)
- FOR 280 ...Modifying melt composition (437/120)
- FOR 281 ...Controlling volume or thickness of growth (437/121)
- FOR 282 ...Preliminary dissolving substrate surface (437/122)
- FOR 283 ...With nonlinear slide movement (437/123)
- FOR 284 ...One melt simultaneously contacting plural substrates (437/124)
- FOR 285 .. Tipping liquid phase epitaxy (437/125)
- FOR 286 .. Heteroepitaxy (437/126)
- FOR 287 ...Multi-color light emitting diode (LED) (437/127)
- FOR 288 ... Graded composition (437/128)
- FOR 289 ...Forming laser (437/129)
- FOR 290 ...By liquid phase epitaxy (437/ 130)
- FOR 291 ...Si (Silicon on Ge (Germanium) or Ge (Germanium) on Si (Silicon) (437/131)
- FOR 292 ...Either Si (Silicon) or Ge
 (Germanium) layered with or on
 compound formed from Group III
 and Group V elements (437/132)

- FOR 293 ...Compound formed from Group III

 and Group V elements on

 diverse Group III and Group V

 including substituted Group

 III and Group V compounds

 (437/133)
 - FOR 294 .By fusing dopant with substrate, e.g., alloying, etc. (437/134)
 - FOR 295 .. Using flux (437/135)
 - FOR 296 .. Passing electric current through material (437/136)
 - FOR 297 ..With application of pressure to material during fusing (437/ 137)
 - FOR 298 ..Including plural controlled heating or cooling steps (437/ 138)
 - FOR 299 ..Including diffusion after fusion step (437/139)
 - FOR 300 ..Including additional material to improve wettability or flow characteristics (437/140)
 - FOR 301 .Diffusing a dopant (437/141)
 - FOR 302 .. To control carrier lifetime, i.e., deep level dopant Au (Gold), Cr (Chromium), Fe (Iron), Ni (Nickel), etc. (437/142)
 - FOR 303 ..Al (Aluminum) dopant (437/143)
 - FOR 304 ..Li (Lithium) dopant (437/144)
 - FOR 305 ...Including nonuniform heating (437/145)
 - FOR 306 .. To solid state solubility concentration (437/146)
 - FOR 307 .. Using multiple layered mask (437/147)
 - FOR 308 ...Having plural predetermined openings in master mask (437/148)
 - FOR 309 .. Forming partially overlapping regions (437/149)
 - FOR 310 ..Plural dopants in same region, e.g., through same mask opening, etc. (437/150)
 - FOR 311 ...Simultaneously (437/151)
 - FOR 312 ..Plural dopants simultaneously in plural region (437/152)
 - FOR 313 ..Single dopant forming plural diverse regions (437/153)
 - FOR 314 ...Forming regions of different concentrations or different depths (437/154)
 - FOR 315 ... Using metal mask (437/155)
 - FOR 316 .. Outwardly (437/156)
 - FOR 317 ..Laterally under mask (437/157)

- FOR 318 .. Edge diffusion by using edge portion of structure other than masking layer to mask (437/158)
- FOR 319 .. From melt (437/159)
- FOR 320 .. From solid dopant source in contact with substrate (437/160)
- FOR 321 ...Using capping layer over dopant source to prevent outdiffusion of dopant (437/161)
- FOR 322 ...Polycrystalline semiconductor source (437/162)
- FOR 323 ... Organic source (437/163)
- FOR 324 ...Glassy source or doped oxide (437/164)
- FOR 325 .. From vapor phase (437/165)
- FOR 326 ...In plural stages (437/166)
- FOR 327 ... Zn (Zinc) dopant (437/167)
- FOR 328 ...Solid source is operative relation with semiconductor material (437/168)
- FOR 329In capsule type enclosure (437/169)
- FOR 330 DIRECTLY APPLYING ELECTRICAL CURRENT (437/170)
- FOR 331 .And regulating temperature (437/ 171)
- FOR 332 .Alternating or pulsed current (437/172)
- FOR 333 APPLYING CORPUSCULAR OR
 ELECTROMAGNETIC ENERGY (437/
 173)
- FOR 334 .To anneal (437/174)
- FOR 335 FORMING SCHOTTKY CONTACT (437/175)
- FOR 336 .On semiconductor compound (437/ 176)
- FOR 337 .. Multi-layer electrode (437/177)
- FOR 338 .Using platinum group silicide,
 i.e., silicide of Pt
 (Platinum), Pd (Palladium), Rh
 (Rhodium), Ru (Ruthenium), Ir
 (Iridium), Os (Osmium) (437/
 178)

- FOR 340 MAKING OR ATTACHING ELECTRODE ON
 OR TO SEMICONDUCTOR, OR
 SECURING COMPLETED
 SEMICONDUCTOR TO MOUNTING OR
 HOUSING (437/180)
- FOR 341 .Forming transparent electrode (437/181)
- FOR 342 .Forming beam electrode (437/182)
- FOR 343 .Forming bump electrode (437/183)
- FOR 344 .Electrode formed on substrate composed of elements of Group III and Group V semiconductor compound (437/184)
- FOR 345 .Electrode formed on substrate composed of elements of Group II and Group VI semiconductor compound (437/185)
- FOR 346 .Single polycrystalline electrode layer on substrate (437/186)
- FOR 347 .Single metal layer electrode on substrate (437/187)
- FOR 349 .Forming plural layered electrode (437/189)
- FOR 350 ..Including central layer acting as barrier between outer layers (437/190)
- FOR 351 .. Of polysilicon only (437/191)
- FOR 352 ..Including refractory metal layer of Ti (Titanium), Zr (Zirconium), Hf (Hafnium), V (Vanadium), Nb (Niobium), Ta (Tantalum), Cr (Chromium), Mo (Molybdenum), W (Tungsten) (437/192)
- FOR 353 ..Including polycrystalline silicon layer (437/193)
- FOR 354 ..Including Al (Aluminum) layer (437/194)
- FOR 355 ..Including layer separated by insulator (437/195)
- FOR 356 .Forming electrode of alloy or electrode of a compound of Si (Silicon) (437/196)
- FOR 357 .. Al (Aluminum) alloy (437/197)
- FOR 358 ...Including Cu (Copper) (437/ 198)
- FOR 359 ...Including Si (Silicon) (437/ 199)

- FOR 360 ...Silicide of Ti (Titanium), Zr (Zirconium), Hf (Hafnium), V (Vanadium), Nb (Niobium), Ta (Tantalum), Cr (Chromium), Mo (Molybdenum), W (Tungsten), (437/200)
- FOR 361 ..Of plantinum metal group Ru (Ruthenium), Rh (Rhodium), Pd (Palladium), Os (Osmium), Ir (Iridium), Pt (Platinum) (437/201)
- FOR 362 ..By fusing metal with semiconductor (alloying) (437/202)
- FOR 363 .Depositing electrode in preformed recess in substrate (437/203)
- FOR 364 .Including positioning of point contact (437/204)
- FOR 365 .Making plural devices (437/205)
- FOR 366 .. Using strip lead frame (437/ 206)
- FOR 367 ...And encapsulating (437/207)
- FOR 368 ..Stacked array, e.g., rectifier, etc. (437/208)
- FOR 369 .Securing completed semiconductor to mounting, housing or external lead (437/209)
- FOR 370 ..Including contaminant removal (437/210)
- FOR 371 ..Utilizing potting or encapsulating material only to surround leads and device to maintain position, i.e. without housing (437/211)
- FOR 372 ...Including application of pressure (437/212)
- FOR 373 ...Glass material (437/213)
- FOR 374 ..Utilizing header (molding surface means) (437/214)
- FOR 375 ... Insulating housing (437/215)
- FOR 376 ...Including application of pressure (437/216)
- FOR 377 ...And lead frame (437/217)
- FOR 378 ... Ceramic housing (437/218)
- FOR 379 ...Including encapsulating (437/
- FOR 380 ..Lead frame (437/220)
- FOR 381 .. Metallic housing (437/221)
- FOR 382 ...Including application of pressure (437/222)
- FOR 383 ...Including glass support base (437/223)
- FOR 384 ...Including encapsulating (437/ 224)

- FOR 385 INCLUDING COATING OR MATERIAL REMOVAL, E.G., ETCHING, GRINDING, ETC. (437/ 225)
- FOR 386 .Substrate dicing (437/226)
- FOR 387 ..With a perfecting coating (437/ 227)
- FOR 388 .Coating and etching (437/228)
- FOR 389 .Of radiation resist layer (437/ 229)
- FOR 390 .By immersion metal plating from solution, i.e., electroless plating (437/230)
- FOR 391 .By spinning (437/231)
- FOR 392 .Elemental Se (Selenium) substrate or coating (437/232)
- FOR 393 .Of polycrystalline semiconductor material on substrate (437/233)
- FOR 394 ..Semiconductor compound or mixed semiconductor material (437/ 234)
- FOR 395 .Of a dielectric or insulative material (437/235)
- FOR 396 ..Containing Group III atom (437/
- FOR 397 ...By reacting with substrate (437/237)
- FOR 398 ..Monoxide or dioxide or Ge (Germanium) or Si (Silicon) (437/238)
- FOR 399 ...By reacting with substrate (437/239)
- FOR 400 ...Doped with impurities (437/240)
- FOR 401 ...Si (Silicon) and N (Nitrogen) (437/241)
- FOR 402 ...By chemical reaction with substrate (437/242)
- FOR 403 ..Directly on semiconductor substrate (437/243)
- FOR 404 ...By chemical conversion of substrate (437/244)
- FOR 405 .Comprising metal layer (437/245)
- FOR 406 .. On metal (437/246)
- FOR 407 TEMPERATURE TREATMENT MODIFYING
 PROPERTIES OF SEMICONDUCTOR,
 E.G., ANNEALING, SINTERING,
 ETC. (437/247)
- FOR 408 .Heating and cooling (437/248)
- FOR 409 INCLUDING SHAPING (437/249)
- FOR 410 MISCELLANEOUS (437/250)
- FOR 411 UTILIZING PROCESS EQUIVALENTS OR OPTIONS (437/900)
- FOR 412 MAKING PRESSURE SENSITIVE DEVICE (437/901)

- (437/902)
- FOR 414 MAKING THERMOPILE (437/903)
- FOR 415 MAKING DIODE (437/904)
- FOR 416 .Light emmitting diode (437/905)
- FOR 417 .. Mounting and contact (437/906)
- FOR 418 LASER PROCESSING OF FIELD EFFECT TRANSISTOR (FET) (437/907)
- FOR 419 LASER PROCESSING OF TRANSISTOR (437/908)
- FOR 420 MAKING TRANSISTOR ONLY (437/909)
- FOR 421 MAKING JOSEPHSON JUNCTION DEVICE (437/910)
- FOR 422 MAKING JUNCTION-FIELD EFFECT TRANSISTOR (J-FET) OR STATIC INDUCTION THYRSISTOR (SIT) DEVICE (437/911)
- FOR 423 MAKING METAL SEMICONDUCTOR FIELD EFFECT TRANSISTOR (MESFET) DEVICE ONLY (437/912)
- FOR 424 MAKING METAL OXIDE SEMICONDUCTOR FIELD EFFECT TRANSISTOR (MOSFET) DEVICE (437/913)
- FOR 425 MAKING NON-EPITAXIAL DEVICE (437/
- FOR 426 MAKING VERTICALLY STACKED DEVICES (3-DIMENSIONAL STRUCTURE) (437/915)
- FOR 427 MAKING PHOTOCATHODE OR VIDICON (437/916)
- FOR 428 MAKING LATERAL TRANSISTOR (437/ 917)
- FOR 429 MAKING RESISTOR (437/918)
- FOR 430 MAKING CAPACITOR (437/919)
- FOR 431 MAKING SILICON-OXIDE-NITRIDE-OXIDE ON SILICON (SONOS) **DEVICE (437/920)**
- FOR 432 MAKING STRAIN GAGE (437/921)
- FOR 433 MAKING FUSE OR FUSABLE DEVICE (437/922)
- FOR 434 WITH REPAIR OR RECOVERY OF DEVICE (437/923)
- FOR 435 HAVING SUBSTRATE OR MASK ALIGNING FEATURE (437/924)
- FOR 436 SUBSTRATE SUPPORT OR CAPSULE CONSTRUCTION (437/925)
- FOR 437 CONTINUOUS PROCESSING (437/926)
- FOR 438 FORMING HOLLOW BODIES AND ENCLOSED CAVITIES (437/927)
- FOR 439 ENERGY BEAM TREATING RADIATION RESIST ON SEMICONDUCTOR (437/ 928)
- FOR 440 RADIATION ENHANCED DIFFUSION (R.E.D.) (437/929)

- FOR 413 MAKING DEVICE HAVING HEAT SINK FOR 441 ION BEAM SOURCE AND GENERATION (437/930)
 - FOR 442 IMPLANTATION THROUGH MASK (437/ 931)
 - FOR 443 RECOIL IMPLANTATION (437/932)
 - FOR 444 DUAL SPECIES IMPLANTATION OF SEMICONDUCTOR (437/933)
 - FOR 445 DOPANT ACTIVATION PROCESS (437/ 934)
 - FOR 446 BEAM WRITING OF PATTERNS (437/ 935)
 - FOR 447 BEAM PROCESSING OF COMPOUND SEMICONDUCTOR DEVICE (437/936)
 - FOR 448 HYDROGEN PLASMA TREATMENT OF SEMICONDUCTOR DEVICE (437/937)
 - FOR 449 MAKING RADIATION RESISTANT DEVICE (437/938)
 - FOR 450 DEFECT CONTROL OF SEMICONDUCTOR WAFER (PRETREATMENT) (437/939)
 - FOR 451 SELECTIVE OXIDATION OF ION AMORPHOUSIZED LAYERS (437/940)
 - FOR 452 CONTROLLING CHARGING STATE AT SEMICONDUCTOR-INSULATOR INTERFACE (437/941)
 - FOR 453 INCOHERENT LIGHT PROCESSING (437/ 942)
 - FOR 454 THERMALLY ASSISTED BEAM PROCESSING (437/943)
 - FOR 455 UTILIZING LIFT OFF (437/944)
 - FOR 456 STOICHIOMETRIC CONTROL OF HOST SUBSTRATE COMPOSITION (437/ 945)
 - FOR 457 SUBSTRATE SURFACE PREPARATION (437/946)
 - FOR 458 FORMING TAPERED EDGES ON SUBSTRATE OR ADJACENT LAYERS (437/947)
 - FOR 459 MOVABLE MASK (437/948)
 - FOR 460 CONTROLLED ATMOSPHERE (437/949)
 - FOR 461 SHALLOW DIFFUSION (437/950)
 - FOR 462 AMPHOTERIC DOPING (437/951)
 - FOR 463 CONTROLLING DIFFUSION PROFILE BY OXIDATION (437/952)
 - FOR 464 DIFFUSION OF OVERLAPPING REGIONS (COMPENSATION) (437/953)
 - FOR 465 VERTICAL DIFFUSION THROUGH A LAYER (437/954)
 - FOR 466 NONSELECTIVE DIFFUSION (437/955)
 - FOR 467 DISPLACING P-N JUNCTION (437/956)
 - FOR 468 ELECTROMIGRATION (437/957)
 - FOR 469 SHAPED JUNCTION FORMATION (437/ 958)
 - FOR 470 USING NONSTANDARD DOPANT (437/
 - FOR 471 WASHED EMITTER PROCESS (437/960)

- FOR 472 EMITTER DIP PREVENTION (OR UTILIZATION) (437/961)
- FOR 473 UTILIZING SPECIAL MASKS (CARBON, ETC.) (437/962)
- FOR 474 LOCALIZED HEATING CONTROL DURING FLUID GROWTH (437/963)
- FOR 475 FLUID GROWTH INVOLVING VAPOR-LIQUID-SOLID STAGES (437/964)
- FOR 476 FLUID GROWTH OF COMPOUNDS

 COMPOSED OF GROUPS II, IV, OR

 VI ELEMENTS (437/965)
- FOR 477 FORMING THIN SHEETS (437/966)
- FOR 478 PRODUCING POLYCRYSTALLINE SEMICONDUCTOR MATERIAL (437/967)
- FOR 479 SELECTIVE OXIDATION OF
 POLYCRYSTALLINE LAYER (437/
 968)
- FOR 480 FORMING GRADED ENERGY GAP LAYERS (437/969)
- FOR 481 **DIFFERENTIAL CRYSTAL GROWTH (437/** 970)
- FOR 482 FLUID GROWTH DOPING CONTROL (437/971)
- FOR 483 UTILIZING MELT-BACK (437/972)
- FOR 484 SOLID PHASE EPITAXIAL GROWTH (437/973)
- FOR 485 THINNING OR REMOVAL OF SUBSTRATE (437/974)
- FOR 486 DIFFUSION ALONG GRAIN BOUNDARIES (437/975)
- FOR 487 CONTROLLING LATTICE STRAIN (437/ 976)
- FOR 488 UTILIZING ROUGHENED SURFACE (437/977)
- FOR 489 UTILIZING MULTIPLE DIELECTRIC LAYERS (437/978)
- FOR 490 UTILIZING THICK-THIN OXIDE FORMATION (437/979)
- FOR 491 FORMING POLYCRYSTALLINE SEMICONDUCTOR PASSIVATION (437/980)
- FOR 492 **PRODUCING TAPERED ETCHING (437/981)**
- FOR 493 REFLOW OF INSULATOR (437/982)
- FOR 494 OXIDATION OF GATE OR GATE CONTACT LAYER (437/983)
- FOR 495 SELF-ALIGNING FEATURE (437/984)
- FOR 496 DIFFERENTIAL OXIDATION AND ETCHING (437/985)
- FOR 497 **DIFFUSING LATERALLY AND ETCHING** (437/986)
- FOR 498 DIFFUSING DOPANTS IN COMPOUND SEMICONDUCTOR (437/987)